From: Matt Ranostay <mranostay@ti.com>
To: <vigneshr@ti.com>
Cc: <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
Matt Ranostay <mranostay@ti.com>
Subject: [PATCH 2/2] dt-bindings: PCI: ti,j721e-pci-*: Add missing interrupt properties
Date: Thu, 22 Sep 2022 13:44:34 -0700 [thread overview]
Message-ID: <20220922204434.74764-3-mranostay@ti.com> (raw)
In-Reply-To: <20220922204434.74764-1-mranostay@ti.com>
Both interrupts, and interrupt names weren't defined in both EP and host
yaml. Also define the only possible interrupt-name as link_state, and
maxItems of interrupts to one.
This patch resolves the following warning:
arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dtb: pcie-ep@2910000: Unevaluated properties are not allowed ('interrupt-names', 'interrupts' were unexpected)
From schema Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml
Signed-off-by: Matt Ranostay <mranostay@ti.com>
---
Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml | 7 +++++++
.../devicetree/bindings/pci/ti,j721e-pci-host.yaml | 7 +++++++
2 files changed, 14 insertions(+)
diff --git a/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml b/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml
index aed437dac363..10e6eabdff53 100644
--- a/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml
+++ b/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml
@@ -58,6 +58,13 @@ properties:
dma-coherent:
description: Indicates that the PCIe IP block can ensure the coherency
+ interrupts:
+ maxItems: 1
+
+ interrupt-names:
+ items:
+ - const: link_state
+
required:
- compatible
- reg
diff --git a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml
index 0f5914a22c14..d9df7cd922f1 100644
--- a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml
+++ b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml
@@ -76,6 +76,13 @@ properties:
msi-map: true
+ interrupts:
+ maxItems: 1
+
+ interrupt-names:
+ items:
+ - const: link_state
+
interrupt-controller:
type: object
additionalProperties: false
--
2.38.0.rc0.52.gdda7228a83
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Matt Ranostay <mranostay@ti.com>
To: <vigneshr@ti.com>
Cc: <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
Matt Ranostay <mranostay@ti.com>
Subject: [PATCH 2/2] dt-bindings: PCI: ti,j721e-pci-*: Add missing interrupt properties
Date: Thu, 22 Sep 2022 13:44:34 -0700 [thread overview]
Message-ID: <20220922204434.74764-3-mranostay@ti.com> (raw)
In-Reply-To: <20220922204434.74764-1-mranostay@ti.com>
Both interrupts, and interrupt names weren't defined in both EP and host
yaml. Also define the only possible interrupt-name as link_state, and
maxItems of interrupts to one.
This patch resolves the following warning:
arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dtb: pcie-ep@2910000: Unevaluated properties are not allowed ('interrupt-names', 'interrupts' were unexpected)
From schema Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml
Signed-off-by: Matt Ranostay <mranostay@ti.com>
---
Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml | 7 +++++++
.../devicetree/bindings/pci/ti,j721e-pci-host.yaml | 7 +++++++
2 files changed, 14 insertions(+)
diff --git a/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml b/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml
index aed437dac363..10e6eabdff53 100644
--- a/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml
+++ b/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml
@@ -58,6 +58,13 @@ properties:
dma-coherent:
description: Indicates that the PCIe IP block can ensure the coherency
+ interrupts:
+ maxItems: 1
+
+ interrupt-names:
+ items:
+ - const: link_state
+
required:
- compatible
- reg
diff --git a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml
index 0f5914a22c14..d9df7cd922f1 100644
--- a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml
+++ b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml
@@ -76,6 +76,13 @@ properties:
msi-map: true
+ interrupts:
+ maxItems: 1
+
+ interrupt-names:
+ items:
+ - const: link_state
+
interrupt-controller:
type: object
additionalProperties: false
--
2.38.0.rc0.52.gdda7228a83
next prev parent reply other threads:[~2022-09-22 20:45 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-22 20:44 [PATCH 0/2] dt-bindings: PCI: ti,j721e-pci-*: resolve unexpected property warnings Matt Ranostay
2022-09-22 20:44 ` Matt Ranostay
2022-09-22 20:44 ` [PATCH 1/2] dt-bindings: PCI: ti,j721e-pci-host: add interrupt controller definition Matt Ranostay
2022-09-22 20:44 ` Matt Ranostay
2022-09-23 9:31 ` Krzysztof Kozlowski
2022-09-23 9:31 ` Krzysztof Kozlowski
2022-09-24 20:46 ` Matt Ranostay
2022-09-24 20:46 ` Matt Ranostay
2022-09-25 7:38 ` Krzysztof Kozlowski
2022-09-25 7:38 ` Krzysztof Kozlowski
2022-09-22 20:44 ` Matt Ranostay [this message]
2022-09-22 20:44 ` [PATCH 2/2] dt-bindings: PCI: ti,j721e-pci-*: Add missing interrupt properties Matt Ranostay
2022-09-23 11:29 ` Krzysztof Kozlowski
2022-09-23 11:29 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220922204434.74764-3-mranostay@ti.com \
--to=mranostay@ti.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.