From: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
To: Yicong Yang <yangyicong@huawei.com>
Cc: Shaokun Zhang <zhangshaokun@hisilicon.com>, <liuqi6124@gmail.com>,
Jonathan Corbet <corbet@lwn.net>, Will Deacon <will@kernel.org>,
"Mark Rutland" <mark.rutland@arm.com>,
John Garry <john.garry@huawei.com>,
<linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-doc@vger.kernel.org>, <linuxarm@huawei.com>,
<f.fangjian@huawei.com>, <prime.zeng@huawei.com>
Subject: Re: [PATCH 2/3] docs: perf: Fix PMU instance name of hisi-pcie-pmu
Date: Wed, 9 Nov 2022 17:02:02 +0000 [thread overview]
Message-ID: <20221109170202.00002ddd@Huawei.com> (raw)
In-Reply-To: <20221025113242.58271-3-yangyicong@huawei.com>
On Tue, 25 Oct 2022 19:32:41 +0800
Yicong Yang <yangyicong@huawei.com> wrote:
> From: Yicong Yang <yangyicong@hisilicon.com>
>
> The PMU instance will be called hisi_pcie<sicl>_core<core> rather than
> hisi_pcie<sicl>_<core>. Fix this in the documentation.
>
> Fixes: c8602008e247 ("docs: perf: Add description for HiSilicon PCIe PMU driver")
> Signed-off-by: Yicong Yang <yangyicong@hisilicon.com>
Indeed matches with naming from the driver:
https://elixir.bootlin.com/linux/v6.1-rc4/source/drivers/perf/hisilicon/hisi_pcie_pmu.c#L774
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> ---
> .../admin-guide/perf/hisi-pcie-pmu.rst | 22 +++++++++----------
> 1 file changed, 11 insertions(+), 11 deletions(-)
>
> diff --git a/Documentation/admin-guide/perf/hisi-pcie-pmu.rst b/Documentation/admin-guide/perf/hisi-pcie-pmu.rst
> index 294ebbdb22af..bbe66480ff85 100644
> --- a/Documentation/admin-guide/perf/hisi-pcie-pmu.rst
> +++ b/Documentation/admin-guide/perf/hisi-pcie-pmu.rst
> @@ -15,10 +15,10 @@ HiSilicon PCIe PMU driver
> The PCIe PMU driver registers a perf PMU with the name of its sicl-id and PCIe
> Core id.::
>
> - /sys/bus/event_source/hisi_pcie<sicl>_<core>
> + /sys/bus/event_source/hisi_pcie<sicl>_core<core>
>
> PMU driver provides description of available events and filter options in sysfs,
> -see /sys/bus/event_source/devices/hisi_pcie<sicl>_<core>.
> +see /sys/bus/event_source/devices/hisi_pcie<sicl>_core<core>.
>
> The "format" directory describes all formats of the config (events) and config1
> (filter options) fields of the perf_event_attr structure. The "events" directory
> @@ -33,13 +33,13 @@ monitored by PMU.
> Example usage of perf::
>
> $# perf list
> - hisi_pcie0_0/rx_mwr_latency/ [kernel PMU event]
> - hisi_pcie0_0/rx_mwr_cnt/ [kernel PMU event]
> + hisi_pcie0_core0/rx_mwr_latency/ [kernel PMU event]
> + hisi_pcie0_core0/rx_mwr_cnt/ [kernel PMU event]
> ------------------------------------------
>
> - $# perf stat -e hisi_pcie0_0/rx_mwr_latency/
> - $# perf stat -e hisi_pcie0_0/rx_mwr_cnt/
> - $# perf stat -g -e hisi_pcie0_0/rx_mwr_latency/ -e hisi_pcie0_0/rx_mwr_cnt/
> + $# perf stat -e hisi_pcie0_core0/rx_mwr_latency/
> + $# perf stat -e hisi_pcie0_core0/rx_mwr_cnt/
> + $# perf stat -g -e hisi_pcie0_core0/rx_mwr_latency/ -e hisi_pcie0_core0/rx_mwr_cnt/
>
> The current driver does not support sampling. So "perf record" is unsupported.
> Also attach to a task is unsupported for PCIe PMU.
> @@ -64,7 +64,7 @@ bit8 is set, port=0x100; if these two Root Ports are both monitored, port=0x101.
>
> Example usage of perf::
>
> - $# perf stat -e hisi_pcie0_0/rx_mwr_latency,port=0x1/ sleep 5
> + $# perf stat -e hisi_pcie0_core0/rx_mwr_latency,port=0x1/ sleep 5
>
> -bdf
>
> @@ -76,7 +76,7 @@ For example, "bdf=0x3900" means BDF of target Endpoint is 0000:39:00.0.
>
> Example usage of perf::
>
> - $# perf stat -e hisi_pcie0_0/rx_mrd_flux,bdf=0x3900/ sleep 5
> + $# perf stat -e hisi_pcie0_core0/rx_mrd_flux,bdf=0x3900/ sleep 5
>
> 2. Trigger filter
> Event statistics start when the first time TLP length is greater/smaller
> @@ -90,7 +90,7 @@ means start when TLP length < condition.
>
> Example usage of perf::
>
> - $# perf stat -e hisi_pcie0_0/rx_mrd_flux,trig_len=0x4,trig_mode=1/ sleep 5
> + $# perf stat -e hisi_pcie0_core0/rx_mrd_flux,trig_len=0x4,trig_mode=1/ sleep 5
>
> 3. Threshold filter
> Counter counts when TLP length within the specified range. You can set the
> @@ -103,4 +103,4 @@ when TLP length < threshold.
>
> Example usage of perf::
>
> - $# perf stat -e hisi_pcie0_0/rx_mrd_flux,thr_len=0x4,thr_mode=1/ sleep 5
> + $# perf stat -e hisi_pcie0_core0/rx_mrd_flux,thr_len=0x4,thr_mode=1/ sleep 5
WARNING: multiple messages have this Message-ID (diff)
From: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
To: Yicong Yang <yangyicong@huawei.com>
Cc: Shaokun Zhang <zhangshaokun@hisilicon.com>, <liuqi6124@gmail.com>,
Jonathan Corbet <corbet@lwn.net>, Will Deacon <will@kernel.org>,
"Mark Rutland" <mark.rutland@arm.com>,
John Garry <john.garry@huawei.com>,
<linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-doc@vger.kernel.org>, <linuxarm@huawei.com>,
<f.fangjian@huawei.com>, <prime.zeng@huawei.com>
Subject: Re: [PATCH 2/3] docs: perf: Fix PMU instance name of hisi-pcie-pmu
Date: Wed, 9 Nov 2022 17:02:02 +0000 [thread overview]
Message-ID: <20221109170202.00002ddd@Huawei.com> (raw)
In-Reply-To: <20221025113242.58271-3-yangyicong@huawei.com>
On Tue, 25 Oct 2022 19:32:41 +0800
Yicong Yang <yangyicong@huawei.com> wrote:
> From: Yicong Yang <yangyicong@hisilicon.com>
>
> The PMU instance will be called hisi_pcie<sicl>_core<core> rather than
> hisi_pcie<sicl>_<core>. Fix this in the documentation.
>
> Fixes: c8602008e247 ("docs: perf: Add description for HiSilicon PCIe PMU driver")
> Signed-off-by: Yicong Yang <yangyicong@hisilicon.com>
Indeed matches with naming from the driver:
https://elixir.bootlin.com/linux/v6.1-rc4/source/drivers/perf/hisilicon/hisi_pcie_pmu.c#L774
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> ---
> .../admin-guide/perf/hisi-pcie-pmu.rst | 22 +++++++++----------
> 1 file changed, 11 insertions(+), 11 deletions(-)
>
> diff --git a/Documentation/admin-guide/perf/hisi-pcie-pmu.rst b/Documentation/admin-guide/perf/hisi-pcie-pmu.rst
> index 294ebbdb22af..bbe66480ff85 100644
> --- a/Documentation/admin-guide/perf/hisi-pcie-pmu.rst
> +++ b/Documentation/admin-guide/perf/hisi-pcie-pmu.rst
> @@ -15,10 +15,10 @@ HiSilicon PCIe PMU driver
> The PCIe PMU driver registers a perf PMU with the name of its sicl-id and PCIe
> Core id.::
>
> - /sys/bus/event_source/hisi_pcie<sicl>_<core>
> + /sys/bus/event_source/hisi_pcie<sicl>_core<core>
>
> PMU driver provides description of available events and filter options in sysfs,
> -see /sys/bus/event_source/devices/hisi_pcie<sicl>_<core>.
> +see /sys/bus/event_source/devices/hisi_pcie<sicl>_core<core>.
>
> The "format" directory describes all formats of the config (events) and config1
> (filter options) fields of the perf_event_attr structure. The "events" directory
> @@ -33,13 +33,13 @@ monitored by PMU.
> Example usage of perf::
>
> $# perf list
> - hisi_pcie0_0/rx_mwr_latency/ [kernel PMU event]
> - hisi_pcie0_0/rx_mwr_cnt/ [kernel PMU event]
> + hisi_pcie0_core0/rx_mwr_latency/ [kernel PMU event]
> + hisi_pcie0_core0/rx_mwr_cnt/ [kernel PMU event]
> ------------------------------------------
>
> - $# perf stat -e hisi_pcie0_0/rx_mwr_latency/
> - $# perf stat -e hisi_pcie0_0/rx_mwr_cnt/
> - $# perf stat -g -e hisi_pcie0_0/rx_mwr_latency/ -e hisi_pcie0_0/rx_mwr_cnt/
> + $# perf stat -e hisi_pcie0_core0/rx_mwr_latency/
> + $# perf stat -e hisi_pcie0_core0/rx_mwr_cnt/
> + $# perf stat -g -e hisi_pcie0_core0/rx_mwr_latency/ -e hisi_pcie0_core0/rx_mwr_cnt/
>
> The current driver does not support sampling. So "perf record" is unsupported.
> Also attach to a task is unsupported for PCIe PMU.
> @@ -64,7 +64,7 @@ bit8 is set, port=0x100; if these two Root Ports are both monitored, port=0x101.
>
> Example usage of perf::
>
> - $# perf stat -e hisi_pcie0_0/rx_mwr_latency,port=0x1/ sleep 5
> + $# perf stat -e hisi_pcie0_core0/rx_mwr_latency,port=0x1/ sleep 5
>
> -bdf
>
> @@ -76,7 +76,7 @@ For example, "bdf=0x3900" means BDF of target Endpoint is 0000:39:00.0.
>
> Example usage of perf::
>
> - $# perf stat -e hisi_pcie0_0/rx_mrd_flux,bdf=0x3900/ sleep 5
> + $# perf stat -e hisi_pcie0_core0/rx_mrd_flux,bdf=0x3900/ sleep 5
>
> 2. Trigger filter
> Event statistics start when the first time TLP length is greater/smaller
> @@ -90,7 +90,7 @@ means start when TLP length < condition.
>
> Example usage of perf::
>
> - $# perf stat -e hisi_pcie0_0/rx_mrd_flux,trig_len=0x4,trig_mode=1/ sleep 5
> + $# perf stat -e hisi_pcie0_core0/rx_mrd_flux,trig_len=0x4,trig_mode=1/ sleep 5
>
> 3. Threshold filter
> Counter counts when TLP length within the specified range. You can set the
> @@ -103,4 +103,4 @@ when TLP length < threshold.
>
> Example usage of perf::
>
> - $# perf stat -e hisi_pcie0_0/rx_mrd_flux,thr_len=0x4,thr_mode=1/ sleep 5
> + $# perf stat -e hisi_pcie0_core0/rx_mrd_flux,thr_len=0x4,thr_mode=1/ sleep 5
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-11-09 17:03 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-25 11:32 [PATCH 0/3] Add TLP filter support and some fixes for HiSilicon PCIe PMU Yicong Yang
2022-10-25 11:32 ` Yicong Yang
2022-10-25 11:32 ` [PATCH 1/3] drivers/perf: hisi: Fix some event id for hisi-pcie-pmu Yicong Yang
2022-10-25 11:32 ` Yicong Yang
2022-11-09 16:59 ` Jonathan Cameron
2022-11-09 16:59 ` Jonathan Cameron
2022-10-25 11:32 ` [PATCH 2/3] docs: perf: Fix PMU instance name of hisi-pcie-pmu Yicong Yang
2022-10-25 11:32 ` Yicong Yang
2022-11-09 17:02 ` Jonathan Cameron [this message]
2022-11-09 17:02 ` Jonathan Cameron
2022-10-25 11:32 ` [PATCH 3/3] drivers/perf: hisi: Add TLP filter support Yicong Yang
2022-10-25 11:32 ` Yicong Yang
2022-11-09 17:09 ` Jonathan Cameron
2022-11-09 17:09 ` Jonathan Cameron
2022-11-10 2:45 ` Yicong Yang
2022-11-10 2:45 ` Yicong Yang
2022-11-10 4:16 ` Bagas Sanjaya
2022-11-10 4:16 ` Bagas Sanjaya
2022-11-10 8:34 ` Yicong Yang
2022-11-10 8:34 ` Yicong Yang
2022-11-08 11:20 ` [PATCH 0/3] Add TLP filter support and some fixes for HiSilicon PCIe PMU Yicong Yang
2022-11-08 11:20 ` Yicong Yang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221109170202.00002ddd@Huawei.com \
--to=jonathan.cameron@huawei.com \
--cc=corbet@lwn.net \
--cc=f.fangjian@huawei.com \
--cc=john.garry@huawei.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linuxarm@huawei.com \
--cc=liuqi6124@gmail.com \
--cc=mark.rutland@arm.com \
--cc=prime.zeng@huawei.com \
--cc=will@kernel.org \
--cc=yangyicong@huawei.com \
--cc=zhangshaokun@hisilicon.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.