All of lore.kernel.org
 help / color / mirror / Atom feed
From: Anup Patel <apatel@ventanamicro.com>
To: Palmer Dabbelt <palmer@dabbelt.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Thomas Gleixner <tglx@linutronix.de>,
	Marc Zyngier <maz@kernel.org>, Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Atish Patra <atishp@atishpatra.org>,
	Alistair Francis <Alistair.Francis@wdc.com>,
	Anup Patel <anup@brainfault.org>,
	linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org, Anup Patel <apatel@ventanamicro.com>
Subject: [PATCH 9/9] MAINTAINERS: Add entry for RISC-V AIA drivers
Date: Fri, 11 Nov 2022 10:12:07 +0530	[thread overview]
Message-ID: <20221111044207.1478350-10-apatel@ventanamicro.com> (raw)
In-Reply-To: <20221111044207.1478350-1-apatel@ventanamicro.com>

Add myself as maintainer for RISC-V AIA drivers including the
RISC-V INTC driver which supports both AIA and non-AIA platforms.

Signed-off-by: Anup Patel <apatel@ventanamicro.com>
---
 MAINTAINERS | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/MAINTAINERS b/MAINTAINERS
index 046ff06ff97f..8b998144a1bf 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -17713,6 +17713,18 @@ F:	drivers/perf/riscv_pmu.c
 F:	drivers/perf/riscv_pmu_legacy.c
 F:	drivers/perf/riscv_pmu_sbi.c
 
+RISC-V AIA DRIVERS
+M:	Anup Patel <anup@brainfault.org>
+L:	linux-riscv@lists.infradead.org
+S:	Maintained
+F:	Documentation/devicetree/bindings/interrupt-controller/riscv,aplic.yaml
+F:	Documentation/devicetree/bindings/interrupt-controller/riscv,imsic.yaml
+F:	drivers/irqchip/irq-riscv-aplic.c
+F:	drivers/irqchip/irq-riscv-imsic.c
+F:	drivers/irqchip/irq-riscv-intc.c
+F:	include/linux/irqchip/riscv-aplic.h
+F:	include/linux/irqchip/riscv-imsic.h
+
 RISC-V ARCHITECTURE
 M:	Paul Walmsley <paul.walmsley@sifive.com>
 M:	Palmer Dabbelt <palmer@dabbelt.com>
-- 
2.34.1


_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

WARNING: multiple messages have this Message-ID (diff)
From: Anup Patel <apatel@ventanamicro.com>
To: Palmer Dabbelt <palmer@dabbelt.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Thomas Gleixner <tglx@linutronix.de>,
	Marc Zyngier <maz@kernel.org>, Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Atish Patra <atishp@atishpatra.org>,
	Alistair Francis <Alistair.Francis@wdc.com>,
	Anup Patel <anup@brainfault.org>,
	linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org, Anup Patel <apatel@ventanamicro.com>
Subject: [PATCH 9/9] MAINTAINERS: Add entry for RISC-V AIA drivers
Date: Fri, 11 Nov 2022 10:12:07 +0530	[thread overview]
Message-ID: <20221111044207.1478350-10-apatel@ventanamicro.com> (raw)
In-Reply-To: <20221111044207.1478350-1-apatel@ventanamicro.com>

Add myself as maintainer for RISC-V AIA drivers including the
RISC-V INTC driver which supports both AIA and non-AIA platforms.

Signed-off-by: Anup Patel <apatel@ventanamicro.com>
---
 MAINTAINERS | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/MAINTAINERS b/MAINTAINERS
index 046ff06ff97f..8b998144a1bf 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -17713,6 +17713,18 @@ F:	drivers/perf/riscv_pmu.c
 F:	drivers/perf/riscv_pmu_legacy.c
 F:	drivers/perf/riscv_pmu_sbi.c
 
+RISC-V AIA DRIVERS
+M:	Anup Patel <anup@brainfault.org>
+L:	linux-riscv@lists.infradead.org
+S:	Maintained
+F:	Documentation/devicetree/bindings/interrupt-controller/riscv,aplic.yaml
+F:	Documentation/devicetree/bindings/interrupt-controller/riscv,imsic.yaml
+F:	drivers/irqchip/irq-riscv-aplic.c
+F:	drivers/irqchip/irq-riscv-imsic.c
+F:	drivers/irqchip/irq-riscv-intc.c
+F:	include/linux/irqchip/riscv-aplic.h
+F:	include/linux/irqchip/riscv-imsic.h
+
 RISC-V ARCHITECTURE
 M:	Paul Walmsley <paul.walmsley@sifive.com>
 M:	Palmer Dabbelt <palmer@dabbelt.com>
-- 
2.34.1


  parent reply	other threads:[~2022-11-11  4:44 UTC|newest]

Thread overview: 96+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-11-11  4:41 [PATCH 0/9] Linux RISC-V AIA Support Anup Patel
2022-11-11  4:41 ` Anup Patel
2022-11-11  4:41 ` [PATCH 1/9] RISC-V: Add AIA related CSR defines Anup Patel
2022-11-11  4:41   ` Anup Patel
2022-11-11  4:42 ` [PATCH 2/9] RISC-V: Detect AIA CSRs from ISA string Anup Patel
2022-11-11  4:42   ` Anup Patel
2022-11-13 14:20   ` Conor Dooley
2022-11-13 14:20     ` Conor Dooley
2022-11-11  4:42 ` [PATCH 3/9] irqchip/riscv-intc: Add support for RISC-V AIA Anup Patel
2022-11-11  4:42   ` Anup Patel
2022-11-11  4:42 ` [PATCH 4/9] dt-bindings: Add RISC-V incoming MSI controller bindings Anup Patel
2022-11-11  4:42   ` Anup Patel
2022-11-11  9:11   ` Atish Patra
2022-11-11  9:11     ` Atish Patra
2022-11-13 14:48   ` Conor Dooley
2022-11-13 14:48     ` Conor Dooley
2022-11-14 12:29     ` Anup Patel
2022-11-14 12:29       ` Anup Patel
2022-11-15 22:34       ` Conor Dooley
2022-11-15 22:34         ` Conor Dooley
2022-11-16  9:00         ` Krzysztof Kozlowski
2022-11-16  9:00           ` Krzysztof Kozlowski
2022-11-16  9:20           ` Conor Dooley
2022-11-16  9:20             ` Conor Dooley
2022-11-16  9:21             ` Krzysztof Kozlowski
2022-11-16  9:21               ` Krzysztof Kozlowski
2022-11-16 10:34           ` Anup Patel
2022-11-16 10:34             ` Anup Patel
2022-11-16 13:29             ` Conor Dooley
2022-11-16 13:29               ` Conor Dooley
2022-11-14  9:49   ` Krzysztof Kozlowski
2022-11-14  9:49     ` Krzysztof Kozlowski
2022-11-14 12:06     ` Anup Patel
2022-11-14 12:06       ` Anup Patel
2022-11-14 12:14       ` Conor Dooley
2022-11-14 12:14         ` Conor Dooley
2022-11-14 12:21       ` Krzysztof Kozlowski
2022-11-14 12:21         ` Krzysztof Kozlowski
2022-11-14 15:04         ` Anup Patel
2022-11-14 15:04           ` Anup Patel
2022-11-15 14:15           ` Krzysztof Kozlowski
2022-11-15 14:15             ` Krzysztof Kozlowski
2022-11-16 19:14       ` Rob Herring
2022-11-16 19:14         ` Rob Herring
2023-01-02 15:59         ` Anup Patel
2023-01-02 15:59           ` Anup Patel
2022-11-11  4:42 ` [PATCH 5/9] irqchip: Add RISC-V incoming MSI controller driver Anup Patel
2022-11-11  4:42   ` Anup Patel
2022-11-11 16:02   ` Andrew Bresticker
2022-11-11 16:02     ` Andrew Bresticker
2023-01-02 16:25     ` Anup Patel
2023-01-02 16:25       ` Anup Patel
2022-11-23  7:28   ` Ruan Jinjie
2023-01-03 13:42     ` Anup Patel
2022-11-11  4:42 ` [PATCH 6/9] dt-bindings: Add RISC-V advanced PLIC bindings Anup Patel
2022-11-11  4:42   ` Anup Patel
2022-11-13 15:44   ` Conor Dooley
2022-11-13 15:44     ` Conor Dooley
2023-01-02 16:50     ` Anup Patel
2023-01-02 16:50       ` Anup Patel
2023-01-02 18:17       ` Conor Dooley
2023-01-02 18:17         ` Conor Dooley
2023-01-03  5:10         ` Anup Patel
2023-01-03  5:10           ` Anup Patel
2023-01-03  8:59       ` Krzysztof Kozlowski
2023-01-03  8:59         ` Krzysztof Kozlowski
2023-01-03 13:05         ` Anup Patel
2023-01-03 13:05           ` Anup Patel
2022-11-14  9:51   ` Krzysztof Kozlowski
2022-11-14  9:51     ` Krzysztof Kozlowski
2022-11-14 12:11     ` Anup Patel
2022-11-14 12:11       ` Anup Patel
2022-11-16 19:27   ` Rob Herring
2022-11-16 19:27     ` Rob Herring
2023-01-02 17:18     ` Anup Patel
2023-01-02 17:18       ` Anup Patel
2022-11-11  4:42 ` [PATCH 7/9] irqchip: Add RISC-V advanced PLIC driver Anup Patel
2022-11-11  4:42   ` Anup Patel
2022-11-11 23:17   ` Andrew Bresticker
2022-11-11 23:17     ` Andrew Bresticker
2022-11-11  4:42 ` [PATCH 8/9] RISC-V: Select APLIC and IMSIC drivers for QEMU virt machine Anup Patel
2022-11-11  4:42   ` Anup Patel
2022-11-15 22:29   ` Conor Dooley
2022-11-15 22:29     ` Conor Dooley
2022-11-11  4:42 ` Anup Patel [this message]
2022-11-11  4:42   ` [PATCH 9/9] MAINTAINERS: Add entry for RISC-V AIA drivers Anup Patel
2022-11-11  9:07 ` [PATCH 0/9] Linux RISC-V AIA Support Atish Patra
2022-11-11  9:07   ` Atish Patra
2022-11-11  9:13   ` Atish Patra
2022-11-11  9:13     ` Atish Patra
2022-11-11 19:01     ` Atish Patra
2022-11-11 19:01       ` Atish Patra
2023-01-02 10:06       ` Anup Patel
2023-01-02 10:06         ` Anup Patel
2023-01-02 10:05   ` Anup Patel
2023-01-02 10:05     ` Anup Patel

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20221111044207.1478350-10-apatel@ventanamicro.com \
    --to=apatel@ventanamicro.com \
    --cc=Alistair.Francis@wdc.com \
    --cc=anup@brainfault.org \
    --cc=atishp@atishpatra.org \
    --cc=devicetree@vger.kernel.org \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=maz@kernel.org \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=robh+dt@kernel.org \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.