From: Shawn Guo <shawnguo@kernel.org>
To: Chester Lin <clin@suse.com>
Cc: "Pierre Gondois" <pierre.gondois@arm.com>,
linux-kernel@vger.kernel.org, Rob.Herring@arm.com,
"Li Yang" <leoyang.li@nxp.com>,
"Rob Herring" <robh+dt@kernel.org>,
"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
"Sascha Hauer" <s.hauer@pengutronix.de>,
"Pengutronix Kernel Team" <kernel@pengutronix.de>,
"Fabio Estevam" <festevam@gmail.com>,
"NXP Linux Team" <linux-imx@nxp.com>,
"Andreas Färber" <afaerber@suse.de>,
"Matthias Brugger" <mbrugger@suse.com>,
"NXP S32 Linux Team" <s32@nxp.com>, "Peng Fan" <peng.fan@nxp.com>,
"Jacky Bai" <ping.bai@nxp.com>,
"Sudeep Holla" <sudeep.holla@arm.com>,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org
Subject: Re: [PATCH 07/20] arm64: dts: Update cache properties for freescale
Date: Fri, 11 Nov 2022 12:57:27 +0800 [thread overview]
Message-ID: <20221111045727.GM125525@dragon> (raw)
In-Reply-To: <Y23URNBaDS4wmykw@linux-8mug>
On Fri, Nov 11, 2022 at 12:49:08PM +0800, Chester Lin wrote:
> Hi Shawn,
>
> On Fri, Nov 11, 2022 at 10:55:53AM +0800, Shawn Guo wrote:
> > On Mon, Oct 31, 2022 at 10:19:51AM +0100, Pierre Gondois wrote:
> > > The DeviceTree Specification v0.3 specifies that the cache node
> > > 'compatible' and 'cache-level' properties are 'required'. Cf.
> > > s3.8 Multi-level and Shared Cache Nodes
> > >
> > > The recently added init_of_cache_level() function checks
> > > these properties. Add them if missing.
> > >
> > > Signed-off-by: Pierre Gondois <pierre.gondois@arm.com>
> >
> > Looks good to me. Should I pick it up on IMX tree, or it needs to go as
> > part of the series (via other tree)?
> >
> > Shawn
> >
>
> The change for s32g2 looks good to me. I would be grateful if you could pick
> this patch to the IMX tree. Thanks!
>
> Reviewed-by: Chester Lin <clin@suse.com>
Ok, I will wait a confirmation from Pierre that the intention is indeed
for platform maintainer to pick up individual patch.
Shawn
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Shawn Guo <shawnguo@kernel.org>
To: Chester Lin <clin@suse.com>
Cc: "Pierre Gondois" <pierre.gondois@arm.com>,
linux-kernel@vger.kernel.org, Rob.Herring@arm.com,
"Li Yang" <leoyang.li@nxp.com>,
"Rob Herring" <robh+dt@kernel.org>,
"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
"Sascha Hauer" <s.hauer@pengutronix.de>,
"Pengutronix Kernel Team" <kernel@pengutronix.de>,
"Fabio Estevam" <festevam@gmail.com>,
"NXP Linux Team" <linux-imx@nxp.com>,
"Andreas Färber" <afaerber@suse.de>,
"Matthias Brugger" <mbrugger@suse.com>,
"NXP S32 Linux Team" <s32@nxp.com>, "Peng Fan" <peng.fan@nxp.com>,
"Jacky Bai" <ping.bai@nxp.com>,
"Sudeep Holla" <sudeep.holla@arm.com>,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org
Subject: Re: [PATCH 07/20] arm64: dts: Update cache properties for freescale
Date: Fri, 11 Nov 2022 12:57:27 +0800 [thread overview]
Message-ID: <20221111045727.GM125525@dragon> (raw)
In-Reply-To: <Y23URNBaDS4wmykw@linux-8mug>
On Fri, Nov 11, 2022 at 12:49:08PM +0800, Chester Lin wrote:
> Hi Shawn,
>
> On Fri, Nov 11, 2022 at 10:55:53AM +0800, Shawn Guo wrote:
> > On Mon, Oct 31, 2022 at 10:19:51AM +0100, Pierre Gondois wrote:
> > > The DeviceTree Specification v0.3 specifies that the cache node
> > > 'compatible' and 'cache-level' properties are 'required'. Cf.
> > > s3.8 Multi-level and Shared Cache Nodes
> > >
> > > The recently added init_of_cache_level() function checks
> > > these properties. Add them if missing.
> > >
> > > Signed-off-by: Pierre Gondois <pierre.gondois@arm.com>
> >
> > Looks good to me. Should I pick it up on IMX tree, or it needs to go as
> > part of the series (via other tree)?
> >
> > Shawn
> >
>
> The change for s32g2 looks good to me. I would be grateful if you could pick
> this patch to the IMX tree. Thanks!
>
> Reviewed-by: Chester Lin <clin@suse.com>
Ok, I will wait a confirmation from Pierre that the intention is indeed
for platform maintainer to pick up individual patch.
Shawn
next prev parent reply other threads:[~2022-11-11 4:58 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-31 9:19 [PATCH 07/20] arm64: dts: Update cache properties for freescale Pierre Gondois
2022-10-31 9:19 ` Pierre Gondois
2022-11-11 2:55 ` Shawn Guo
2022-11-11 2:55 ` Shawn Guo
2022-11-11 4:49 ` Chester Lin
2022-11-11 4:49 ` Chester Lin
2022-11-11 4:57 ` Shawn Guo [this message]
2022-11-11 4:57 ` Shawn Guo
2022-11-14 9:03 ` Pierre Gondois
2022-11-14 9:03 ` Pierre Gondois
2022-11-14 19:55 ` Leo Li
2022-11-14 19:55 ` Leo Li
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221111045727.GM125525@dragon \
--to=shawnguo@kernel.org \
--cc=Rob.Herring@arm.com \
--cc=afaerber@suse.de \
--cc=clin@suse.com \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=kernel@pengutronix.de \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mbrugger@suse.com \
--cc=peng.fan@nxp.com \
--cc=pierre.gondois@arm.com \
--cc=ping.bai@nxp.com \
--cc=robh+dt@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=s32@nxp.com \
--cc=sudeep.holla@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.