From: Tony Lindgren <tony@atomide.com>
To: "Kumar, Udit" <u-kumar1@ti.com>
Cc: nm@ti.com, vigneshr@ti.com, kristo@kernel.org,
robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, m-chawdhry@ti.com,
n-francis@ti.com
Subject: Re: [EXTERNAL] Re: [PATCH 1/5] arm64: dts: ti: k3-j7200: Add general purpose timers
Date: Fri, 28 Apr 2023 08:49:48 +0300 [thread overview]
Message-ID: <20230428054948.GI14287@atomide.com> (raw)
In-Reply-To: <24ea8982-e2ab-d58d-dedd-f51703d0bb92@ti.com>
* Kumar, Udit <u-kumar1@ti.com> [230427 10:09]:
> Hi Tony
>
> On 4/27/2023 1:30 PM, Tony Lindgren wrote:
> > Hi,
> >
> > * Udit Kumar <u-kumar1@ti.com> [230426 10:38]:
> > > There are 20 general purpose timers on j7200 that can be used for things
> > > like PWM using pwm-omap-dmtimer driver. There are also additional ten
> > > timers in the MCU domain.
> > ...
> >
> > ....
> > Oh so also the MCU timers now have interrupts, nice. Can you please check
> > if what we have in the comments the other SoCs in the dtsi files for MCU
> > timers not having routable interrupts is correct?
>
> checked for AM65 and AM64, looks these SOC follow different IT map wrt J7200
>
> On J7200 reading TRM
>
> https://www.ti.com/lit/pdf/spruiu1
>
> Section 9.4.3.1.2 GIC500 SPI Interrupt Map, table Table 9-109.
>
> MCU_TIMER0_INTR_PEND_0 (848) to MCU_TIMER9_INTR_PEND_0 (857)
>
> looks to be available for A core.
OK thanks a lot for checking it.
> > Also, should the MCU timers be still tagged with status = "reserved"?
> Will mark status as reserved
OK thanks,
Tony
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Tony Lindgren <tony@atomide.com>
To: "Kumar, Udit" <u-kumar1@ti.com>
Cc: nm@ti.com, vigneshr@ti.com, kristo@kernel.org,
robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, m-chawdhry@ti.com,
n-francis@ti.com
Subject: Re: [EXTERNAL] Re: [PATCH 1/5] arm64: dts: ti: k3-j7200: Add general purpose timers
Date: Fri, 28 Apr 2023 08:49:48 +0300 [thread overview]
Message-ID: <20230428054948.GI14287@atomide.com> (raw)
In-Reply-To: <24ea8982-e2ab-d58d-dedd-f51703d0bb92@ti.com>
* Kumar, Udit <u-kumar1@ti.com> [230427 10:09]:
> Hi Tony
>
> On 4/27/2023 1:30 PM, Tony Lindgren wrote:
> > Hi,
> >
> > * Udit Kumar <u-kumar1@ti.com> [230426 10:38]:
> > > There are 20 general purpose timers on j7200 that can be used for things
> > > like PWM using pwm-omap-dmtimer driver. There are also additional ten
> > > timers in the MCU domain.
> > ...
> >
> > ....
> > Oh so also the MCU timers now have interrupts, nice. Can you please check
> > if what we have in the comments the other SoCs in the dtsi files for MCU
> > timers not having routable interrupts is correct?
>
> checked for AM65 and AM64, looks these SOC follow different IT map wrt J7200
>
> On J7200 reading TRM
>
> https://www.ti.com/lit/pdf/spruiu1
>
> Section 9.4.3.1.2 GIC500 SPI Interrupt Map, table Table 9-109.
>
> MCU_TIMER0_INTR_PEND_0 (848) to MCU_TIMER9_INTR_PEND_0 (857)
>
> looks to be available for A core.
OK thanks a lot for checking it.
> > Also, should the MCU timers be still tagged with status = "reserved"?
> Will mark status as reserved
OK thanks,
Tony
next prev parent reply other threads:[~2023-04-28 5:50 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-26 10:32 [PATCH 0/5] arm64: dts: ti: k3-j7200: Add properties and sync with uboot Udit Kumar
2023-04-26 10:32 ` Udit Kumar
2023-04-26 10:32 ` [PATCH 1/5] arm64: dts: ti: k3-j7200: Add general purpose timers Udit Kumar
2023-04-26 10:32 ` Udit Kumar
2023-04-27 8:00 ` Tony Lindgren
2023-04-27 8:00 ` Tony Lindgren
2023-04-27 10:09 ` [EXTERNAL] " Kumar, Udit
2023-04-27 10:09 ` Kumar, Udit
2023-04-28 5:49 ` Tony Lindgren [this message]
2023-04-28 5:49 ` Tony Lindgren
2023-05-31 21:51 ` Nishanth Menon
2023-05-31 21:51 ` Nishanth Menon
2023-04-26 10:32 ` [PATCH 2/5] arm64: dts: ti: k3-j7200: Configure pinctrl for timer IO Udit Kumar
2023-04-26 10:32 ` Udit Kumar
2023-04-26 10:32 ` [PATCH 3/5] arm64: dts: ti: k3-j7200: main_pmx0 clean up Udit Kumar
2023-04-26 10:32 ` Udit Kumar
2023-04-26 12:51 ` Nishanth Menon
2023-04-26 12:51 ` Nishanth Menon
2023-04-26 14:17 ` Kumar, Udit
2023-04-26 14:17 ` Kumar, Udit
2023-04-26 10:32 ` [PATCH 4/5] arm64: dts: ti: k3-j7200: Add uart pin mux in wkup_pmx0 Udit Kumar
2023-04-26 10:32 ` Udit Kumar
2023-04-26 10:32 ` [PATCH 5/5] arm64: dts: ti: k3-j7200: Add bootph-pre-ram for u-boot Udit Kumar
2023-04-26 10:32 ` Udit Kumar
2023-04-26 12:48 ` Nishanth Menon
2023-04-26 12:48 ` Nishanth Menon
2023-04-26 14:19 ` Kumar, Udit
2023-04-26 14:19 ` Kumar, Udit
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230428054948.GI14287@atomide.com \
--to=tony@atomide.com \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=m-chawdhry@ti.com \
--cc=n-francis@ti.com \
--cc=nm@ti.com \
--cc=robh+dt@kernel.org \
--cc=u-kumar1@ti.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.