From: Anup Patel <apatel@ventanamicro.com>
To: kvm-riscv@lists.infradead.org
Subject: [kvmtool PATCH v4 6/9] riscv: Add zbb extension support
Date: Wed, 12 Jul 2023 22:04:58 +0530 [thread overview]
Message-ID: <20230712163501.1769737-7-apatel@ventanamicro.com> (raw)
In-Reply-To: <20230712163501.1769737-1-apatel@ventanamicro.com>
The zbb extension allows software to use basic bitmanip instructions.
Let us add the zbb extension to the Guest device tree whenever it is
supported by the host.
Signed-off-by: Anup Patel <apatel@ventanamicro.com>
---
riscv/fdt.c | 1 +
riscv/include/kvm/kvm-config-arch.h | 3 +++
2 files changed, 4 insertions(+)
diff --git a/riscv/fdt.c b/riscv/fdt.c
index 977e962..17d6757 100644
--- a/riscv/fdt.c
+++ b/riscv/fdt.c
@@ -19,6 +19,7 @@ struct isa_ext_info isa_info_arr[] = {
{"sstc", KVM_RISCV_ISA_EXT_SSTC},
{"svinval", KVM_RISCV_ISA_EXT_SVINVAL},
{"svpbmt", KVM_RISCV_ISA_EXT_SVPBMT},
+ {"zbb", KVM_RISCV_ISA_EXT_ZBB},
{"zicbom", KVM_RISCV_ISA_EXT_ZICBOM},
{"zihintpause", KVM_RISCV_ISA_EXT_ZIHINTPAUSE},
};
diff --git a/riscv/include/kvm/kvm-config-arch.h b/riscv/include/kvm/kvm-config-arch.h
index 56676e3..8448b1a 100644
--- a/riscv/include/kvm/kvm-config-arch.h
+++ b/riscv/include/kvm/kvm-config-arch.h
@@ -34,6 +34,9 @@ struct kvm_config_arch {
OPT_BOOLEAN('\0', "disable-svpbmt", \
&(cfg)->ext_disabled[KVM_RISCV_ISA_EXT_SVPBMT], \
"Disable Svpbmt Extension"), \
+ OPT_BOOLEAN('\0', "disable-zbb", \
+ &(cfg)->ext_disabled[KVM_RISCV_ISA_EXT_ZBB], \
+ "Disable Zbb Extension"), \
OPT_BOOLEAN('\0', "disable-zicbom", \
&(cfg)->ext_disabled[KVM_RISCV_ISA_EXT_ZICBOM], \
"Disable Zicbom Extension"), \
--
2.34.1
WARNING: multiple messages have this Message-ID (diff)
From: Anup Patel <apatel@ventanamicro.com>
To: Will Deacon <will@kernel.org>,
julien.thierry.kdev@gmail.com, maz@kernel.org
Cc: Paolo Bonzini <pbonzini@redhat.com>,
Atish Patra <atishp@atishpatra.org>,
Andrew Jones <ajones@ventanamicro.com>,
Anup Patel <anup@brainfault.org>,
kvm@vger.kernel.org, kvm-riscv@lists.infradead.org,
Anup Patel <apatel@ventanamicro.com>
Subject: [kvmtool PATCH v4 6/9] riscv: Add zbb extension support
Date: Wed, 12 Jul 2023 22:04:58 +0530 [thread overview]
Message-ID: <20230712163501.1769737-7-apatel@ventanamicro.com> (raw)
In-Reply-To: <20230712163501.1769737-1-apatel@ventanamicro.com>
The zbb extension allows software to use basic bitmanip instructions.
Let us add the zbb extension to the Guest device tree whenever it is
supported by the host.
Signed-off-by: Anup Patel <apatel@ventanamicro.com>
---
riscv/fdt.c | 1 +
riscv/include/kvm/kvm-config-arch.h | 3 +++
2 files changed, 4 insertions(+)
diff --git a/riscv/fdt.c b/riscv/fdt.c
index 977e962..17d6757 100644
--- a/riscv/fdt.c
+++ b/riscv/fdt.c
@@ -19,6 +19,7 @@ struct isa_ext_info isa_info_arr[] = {
{"sstc", KVM_RISCV_ISA_EXT_SSTC},
{"svinval", KVM_RISCV_ISA_EXT_SVINVAL},
{"svpbmt", KVM_RISCV_ISA_EXT_SVPBMT},
+ {"zbb", KVM_RISCV_ISA_EXT_ZBB},
{"zicbom", KVM_RISCV_ISA_EXT_ZICBOM},
{"zihintpause", KVM_RISCV_ISA_EXT_ZIHINTPAUSE},
};
diff --git a/riscv/include/kvm/kvm-config-arch.h b/riscv/include/kvm/kvm-config-arch.h
index 56676e3..8448b1a 100644
--- a/riscv/include/kvm/kvm-config-arch.h
+++ b/riscv/include/kvm/kvm-config-arch.h
@@ -34,6 +34,9 @@ struct kvm_config_arch {
OPT_BOOLEAN('\0', "disable-svpbmt", \
&(cfg)->ext_disabled[KVM_RISCV_ISA_EXT_SVPBMT], \
"Disable Svpbmt Extension"), \
+ OPT_BOOLEAN('\0', "disable-zbb", \
+ &(cfg)->ext_disabled[KVM_RISCV_ISA_EXT_ZBB], \
+ "Disable Zbb Extension"), \
OPT_BOOLEAN('\0', "disable-zicbom", \
&(cfg)->ext_disabled[KVM_RISCV_ISA_EXT_ZICBOM], \
"Disable Zicbom Extension"), \
--
2.34.1
next prev parent reply other threads:[~2023-07-12 16:34 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-12 16:34 [kvmtool PATCH v4 0/9] RISC-V SBI enable/disable, Zbb, Zicboz, and Ssaia support Anup Patel
2023-07-12 16:34 ` Anup Patel
2023-07-12 16:34 ` [kvmtool PATCH v4 1/9] kvm tools: Add __DECLARE_FLEX_ARRAY() in include/linux/stddef.h Anup Patel
2023-07-12 16:34 ` Anup Patel
2023-07-12 16:34 ` [kvmtool PATCH v4 2/9] Sync-up headers with Linux-6.4 Anup Patel
2023-07-12 16:34 ` Anup Patel
2023-07-12 16:34 ` [kvmtool PATCH v4 3/9] riscv: Allow setting custom mvendorid, marchid, and mimpid Anup Patel
2023-07-12 16:34 ` Anup Patel
2023-07-12 16:34 ` [kvmtool PATCH v4 4/9] riscv: Allow disabling SBI extensions for Guest Anup Patel
2023-07-12 16:34 ` Anup Patel
2023-07-12 16:34 ` [kvmtool PATCH v4 5/9] riscv: Sort the ISA extension array alphabetically Anup Patel
2023-07-12 16:34 ` Anup Patel
2023-07-12 16:34 ` Anup Patel [this message]
2023-07-12 16:34 ` [kvmtool PATCH v4 6/9] riscv: Add zbb extension support Anup Patel
2023-07-12 16:34 ` [kvmtool PATCH v4 7/9] riscv: Add Zicboz " Anup Patel
2023-07-12 16:34 ` Anup Patel
2023-07-12 16:35 ` [kvmtool PATCH v4 8/9] riscv: Add Ssaia " Anup Patel
2023-07-12 16:35 ` Anup Patel
2023-07-12 16:35 ` [kvmtool PATCH v4 9/9] riscv: Fix guest RAM alloc size computation for RV32 Anup Patel
2023-07-12 16:35 ` Anup Patel
2023-07-20 16:04 ` [kvmtool PATCH v4 0/9] RISC-V SBI enable/disable, Zbb, Zicboz, and Ssaia support Will Deacon
2023-07-20 16:04 ` Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230712163501.1769737-7-apatel@ventanamicro.com \
--to=apatel@ventanamicro.com \
--cc=kvm-riscv@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.