From: kernel test robot <lkp@intel.com>
To: Dylan Jhong <dylan@andestech.com>,
paul.walmsley@sifive.com, palmer@dabbelt.com,
aou@eecs.berkeley.edu, ajones@ventanamicro.com,
alexghiti@rivosinc.com, anup@brainfault.org, rppt@kernel.org,
samuel@sholland.org, panqinglin2020@iscas.ac.cn,
sergey.matyukevich@syntacore.com, maz@kernel.org,
linux-riscv@lists.infradead.org, conor.dooley@microchip.com,
linux-kernel@vger.kernel.org
Cc: oe-kbuild-all@lists.linux.dev, ycliang@andestech.com,
x5710999x@gmail.com, tim609@andestech.com,
Dylan Jhong <dylan@andestech.com>
Subject: Re: [PATCH 1/1] riscv: Implement arch_sync_kernel_mappings() for "preventive" TLB flush
Date: Mon, 7 Aug 2023 17:35:43 +0800 [thread overview]
Message-ID: <202308071710.irjERWVF-lkp@intel.com> (raw)
In-Reply-To: <20230807082305.198784-2-dylan@andestech.com>
Hi Dylan,
kernel test robot noticed the following build warnings:
[auto build test WARNING on linus/master]
[also build test WARNING on v6.5-rc5 next-20230807]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]
url: https://github.com/intel-lab-lkp/linux/commits/Dylan-Jhong/riscv-Implement-arch_sync_kernel_mappings-for-preventive-TLB-flush/20230807-162922
base: linus/master
patch link: https://lore.kernel.org/r/20230807082305.198784-2-dylan%40andestech.com
patch subject: [PATCH 1/1] riscv: Implement arch_sync_kernel_mappings() for "preventive" TLB flush
config: riscv-allyesconfig (https://download.01.org/0day-ci/archive/20230807/202308071710.irjERWVF-lkp@intel.com/config)
compiler: riscv64-linux-gcc (GCC) 12.3.0
reproduce: (https://download.01.org/0day-ci/archive/20230807/202308071710.irjERWVF-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202308071710.irjERWVF-lkp@intel.com/
All warnings (new ones prefixed by >>):
>> arch/riscv/mm/tlbflush.c:159:6: warning: no previous prototype for 'arch_sync_kernel_mappings' [-Wmissing-prototypes]
159 | void arch_sync_kernel_mappings(unsigned long start, unsigned long end)
| ^~~~~~~~~~~~~~~~~~~~~~~~~
vim +/arch_sync_kernel_mappings +159 arch/riscv/mm/tlbflush.c
152
153 /*
154 * Since RISC-V is a microarchitecture that allows caching invalid entries in the TLB,
155 * it is necessary to issue a "preventive" SFENCE.VMA to ensure that each core obtains
156 * the correct kernel mapping. arch_sync_kernel_mappings() will ensure that kernel
157 * page table mappings created via vmap/vmalloc() are updated before switching MM.
158 */
> 159 void arch_sync_kernel_mappings(unsigned long start, unsigned long end)
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
WARNING: multiple messages have this Message-ID (diff)
From: kernel test robot <lkp@intel.com>
To: Dylan Jhong <dylan@andestech.com>,
paul.walmsley@sifive.com, palmer@dabbelt.com,
aou@eecs.berkeley.edu, ajones@ventanamicro.com,
alexghiti@rivosinc.com, anup@brainfault.org, rppt@kernel.org,
samuel@sholland.org, panqinglin2020@iscas.ac.cn,
sergey.matyukevich@syntacore.com, maz@kernel.org,
linux-riscv@lists.infradead.org, conor.dooley@microchip.com,
linux-kernel@vger.kernel.org
Cc: oe-kbuild-all@lists.linux.dev, ycliang@andestech.com,
x5710999x@gmail.com, tim609@andestech.com,
Dylan Jhong <dylan@andestech.com>
Subject: Re: [PATCH 1/1] riscv: Implement arch_sync_kernel_mappings() for "preventive" TLB flush
Date: Mon, 7 Aug 2023 17:35:43 +0800 [thread overview]
Message-ID: <202308071710.irjERWVF-lkp@intel.com> (raw)
In-Reply-To: <20230807082305.198784-2-dylan@andestech.com>
Hi Dylan,
kernel test robot noticed the following build warnings:
[auto build test WARNING on linus/master]
[also build test WARNING on v6.5-rc5 next-20230807]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]
url: https://github.com/intel-lab-lkp/linux/commits/Dylan-Jhong/riscv-Implement-arch_sync_kernel_mappings-for-preventive-TLB-flush/20230807-162922
base: linus/master
patch link: https://lore.kernel.org/r/20230807082305.198784-2-dylan%40andestech.com
patch subject: [PATCH 1/1] riscv: Implement arch_sync_kernel_mappings() for "preventive" TLB flush
config: riscv-allyesconfig (https://download.01.org/0day-ci/archive/20230807/202308071710.irjERWVF-lkp@intel.com/config)
compiler: riscv64-linux-gcc (GCC) 12.3.0
reproduce: (https://download.01.org/0day-ci/archive/20230807/202308071710.irjERWVF-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202308071710.irjERWVF-lkp@intel.com/
All warnings (new ones prefixed by >>):
>> arch/riscv/mm/tlbflush.c:159:6: warning: no previous prototype for 'arch_sync_kernel_mappings' [-Wmissing-prototypes]
159 | void arch_sync_kernel_mappings(unsigned long start, unsigned long end)
| ^~~~~~~~~~~~~~~~~~~~~~~~~
vim +/arch_sync_kernel_mappings +159 arch/riscv/mm/tlbflush.c
152
153 /*
154 * Since RISC-V is a microarchitecture that allows caching invalid entries in the TLB,
155 * it is necessary to issue a "preventive" SFENCE.VMA to ensure that each core obtains
156 * the correct kernel mapping. arch_sync_kernel_mappings() will ensure that kernel
157 * page table mappings created via vmap/vmalloc() are updated before switching MM.
158 */
> 159 void arch_sync_kernel_mappings(unsigned long start, unsigned long end)
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
next prev parent reply other threads:[~2023-08-07 9:36 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-07 8:23 [PATCH 0/1] Enhanced TLB flushing for vmap/vmalloc() Dylan Jhong
2023-08-07 8:23 ` Dylan Jhong
2023-08-07 8:23 ` [PATCH 1/1] riscv: Implement arch_sync_kernel_mappings() for "preventive" TLB flush Dylan Jhong
2023-08-07 8:23 ` Dylan Jhong
2023-08-07 9:35 ` kernel test robot [this message]
2023-08-07 9:35 ` kernel test robot
2023-08-07 12:28 ` kernel test robot
2023-08-07 12:28 ` kernel test robot
2023-08-08 10:16 ` Alexandre Ghiti
2023-08-08 10:16 ` Alexandre Ghiti
2023-08-09 11:16 ` Dylan Jhong
2023-08-09 11:16 ` Dylan Jhong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202308071710.irjERWVF-lkp@intel.com \
--to=lkp@intel.com \
--cc=ajones@ventanamicro.com \
--cc=alexghiti@rivosinc.com \
--cc=anup@brainfault.org \
--cc=aou@eecs.berkeley.edu \
--cc=conor.dooley@microchip.com \
--cc=dylan@andestech.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=maz@kernel.org \
--cc=oe-kbuild-all@lists.linux.dev \
--cc=palmer@dabbelt.com \
--cc=panqinglin2020@iscas.ac.cn \
--cc=paul.walmsley@sifive.com \
--cc=rppt@kernel.org \
--cc=samuel@sholland.org \
--cc=sergey.matyukevich@syntacore.com \
--cc=tim609@andestech.com \
--cc=x5710999x@gmail.com \
--cc=ycliang@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.