From: "Thomas Hellström" <thomas.hellstrom@linux.intel.com>
To: intel-xe@lists.freedesktop.org
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>,
dri-devel@lists.freedesktop.org, Daniel Vetter <daniel@ffwll.ch>
Subject: [Intel-xe] [PATCH 0/4] drm/xe: Support optional pinning of userptr pages
Date: Fri, 18 Aug 2023 17:08:41 +0200 [thread overview]
Message-ID: <20230818150845.96679-1-thomas.hellstrom@linux.intel.com> (raw)
This series add a flag at VM_BIND time to pin the memory backing a VMA.
Initially this is needed for long-running workloads on hardware that
neither support mid-thread preemption nor pagefaults, since without it
the userptr MMU notifier will wait for preemption until preemption times
out.
Moving forward this could be supported also for bo-backed VMAs given
a proper accounting takes place. A sysadmin could then optionally configure
a system to be optimized for dealing with a single GPU application
at a time.
The series will be followed up with an igt series to exercise the uAPI.
Thomas Hellström (4):
drm/xe/vm: Use onion unwind for xe_vma_userptr_pin_pages()
drm/xe/vm: Implement userptr page pinning
drm/xe/vm: Perform accounting of userptr pinned pages
drm/xe/uapi: Support pinning of userptr vmas
drivers/gpu/drm/xe/xe_vm.c | 181 +++++++++++++++++++++++--------
drivers/gpu/drm/xe/xe_vm.h | 9 ++
drivers/gpu/drm/xe/xe_vm_types.h | 14 +++
include/uapi/drm/xe_drm.h | 18 +++
4 files changed, 176 insertions(+), 46 deletions(-)
--
2.41.0
WARNING: multiple messages have this Message-ID (diff)
From: "Thomas Hellström" <thomas.hellstrom@linux.intel.com>
To: intel-xe@lists.freedesktop.org
Cc: "Matthew Brost" <matthew.brost@intel.com>,
"Thomas Hellström" <thomas.hellstrom@linux.intel.com>,
dri-devel@lists.freedesktop.org
Subject: [PATCH 0/4] drm/xe: Support optional pinning of userptr pages
Date: Fri, 18 Aug 2023 17:08:41 +0200 [thread overview]
Message-ID: <20230818150845.96679-1-thomas.hellstrom@linux.intel.com> (raw)
This series add a flag at VM_BIND time to pin the memory backing a VMA.
Initially this is needed for long-running workloads on hardware that
neither support mid-thread preemption nor pagefaults, since without it
the userptr MMU notifier will wait for preemption until preemption times
out.
Moving forward this could be supported also for bo-backed VMAs given
a proper accounting takes place. A sysadmin could then optionally configure
a system to be optimized for dealing with a single GPU application
at a time.
The series will be followed up with an igt series to exercise the uAPI.
Thomas Hellström (4):
drm/xe/vm: Use onion unwind for xe_vma_userptr_pin_pages()
drm/xe/vm: Implement userptr page pinning
drm/xe/vm: Perform accounting of userptr pinned pages
drm/xe/uapi: Support pinning of userptr vmas
drivers/gpu/drm/xe/xe_vm.c | 181 +++++++++++++++++++++++--------
drivers/gpu/drm/xe/xe_vm.h | 9 ++
drivers/gpu/drm/xe/xe_vm_types.h | 14 +++
include/uapi/drm/xe_drm.h | 18 +++
4 files changed, 176 insertions(+), 46 deletions(-)
--
2.41.0
next reply other threads:[~2023-08-18 15:09 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-18 15:08 Thomas Hellström [this message]
2023-08-18 15:08 ` [PATCH 0/4] drm/xe: Support optional pinning of userptr pages Thomas Hellström
2023-08-18 15:08 ` [Intel-xe] [PATCH 1/4] drm/xe/vm: Use onion unwind for xe_vma_userptr_pin_pages() Thomas Hellström
2023-08-18 15:08 ` Thomas Hellström
2023-08-18 18:15 ` [Intel-xe] " Matthew Brost
2023-08-18 18:15 ` Matthew Brost
2023-08-18 15:08 ` [Intel-xe] [PATCH 2/4] drm/xe/vm: Implement userptr page pinning Thomas Hellström
2023-08-18 15:08 ` Thomas Hellström
2023-08-20 4:06 ` [Intel-xe] " Matthew Brost
2023-08-20 4:06 ` Matthew Brost
2023-08-22 8:23 ` [Intel-xe] " Thomas Hellström
2023-08-22 8:23 ` Thomas Hellström
2023-08-18 15:08 ` [Intel-xe] [PATCH 3/4] drm/xe/vm: Perform accounting of userptr pinned pages Thomas Hellström
2023-08-18 15:08 ` Thomas Hellström
2023-08-20 3:43 ` [Intel-xe] " Matthew Brost
2023-08-20 3:43 ` Matthew Brost
2023-08-22 8:10 ` [Intel-xe] " Thomas Hellström
2023-08-22 8:10 ` Thomas Hellström
2023-08-18 15:08 ` [Intel-xe] [PATCH 4/4] drm/xe/uapi: Support pinning of userptr vmas Thomas Hellström
2023-08-18 15:08 ` Thomas Hellström
2023-08-20 3:54 ` [Intel-xe] " Matthew Brost
2023-08-20 3:54 ` Matthew Brost
2023-08-22 8:25 ` [Intel-xe] " Thomas Hellström
2023-08-22 8:25 ` Thomas Hellström
2023-08-18 15:12 ` [Intel-xe] ✓ CI.Patch_applied: success for drm/xe: Support optional pinning of userptr pages Patchwork
2023-08-18 15:12 ` [Intel-xe] ✗ CI.checkpatch: warning " Patchwork
2023-08-18 15:14 ` [Intel-xe] ✓ CI.KUnit: success " Patchwork
2023-08-18 15:17 ` [Intel-xe] ✓ CI.Build: " Patchwork
2023-08-18 15:18 ` [Intel-xe] ✗ CI.Hooks: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230818150845.96679-1-thomas.hellstrom@linux.intel.com \
--to=thomas.hellstrom@linux.intel.com \
--cc=daniel@ffwll.ch \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=joonas.lahtinen@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.