From: kernel test robot <lkp@intel.com>
To: William Tseng <william.tseng@intel.com>, intel-gfx@lists.freedesktop.org
Cc: William Tseng <william.tseng@intel.com>, oe-kbuild-all@lists.linux.dev
Subject: Re: [Intel-gfx] [PATCH] drm/i915/dsi: let HW maintain HS-TRAIL and CLK_POST
Date: Fri, 1 Sep 2023 21:19:39 +0800 [thread overview]
Message-ID: <202309012129.siE9g3DY-lkp@intel.com> (raw)
In-Reply-To: <20230901095100.3771188-1-william.tseng@intel.com>
Hi William,
kernel test robot noticed the following build errors:
[auto build test ERROR on drm-tip/drm-tip]
url: https://github.com/intel-lab-lkp/linux/commits/William-Tseng/drm-i915-dsi-let-HW-maintain-HS-TRAIL-and-CLK_POST/20230901-175307
base: git://anongit.freedesktop.org/drm/drm-tip drm-tip
patch link: https://lore.kernel.org/r/20230901095100.3771188-1-william.tseng%40intel.com
patch subject: [Intel-gfx] [PATCH] drm/i915/dsi: let HW maintain HS-TRAIL and CLK_POST
config: x86_64-defconfig (https://download.01.org/0day-ci/archive/20230901/202309012129.siE9g3DY-lkp@intel.com/config)
compiler: gcc-11 (Debian 11.3.0-12) 11.3.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20230901/202309012129.siE9g3DY-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202309012129.siE9g3DY-lkp@intel.com/
All errors (new ones prefixed by >>):
drivers/gpu/drm/i915/display/icl_dsi.c: In function 'icl_dphy_param_init':
>> drivers/gpu/drm/i915/display/icl_dsi.c:1829:9: error: 'tclk_trail_ns' undeclared (first use in this function)
1829 | tclk_trail_ns = max(mipi_config->tclk_trail, mipi_config->ths_trail);
| ^~~~~~~~~~~~~
drivers/gpu/drm/i915/display/icl_dsi.c:1829:9: note: each undeclared identifier is reported only once for each function it appears in
vim +/tclk_trail_ns +1829 drivers/gpu/drm/i915/display/icl_dsi.c
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1814
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1815 static void icl_dphy_param_init(struct intel_dsi *intel_dsi)
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1816 {
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1817 struct drm_device *dev = intel_dsi->base.base.dev;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1818 struct drm_i915_private *dev_priv = to_i915(dev);
3cf050762534cc2 drivers/gpu/drm/i915/display/icl_dsi.c Ville Syrjälä 2022-05-10 1819 struct intel_connector *connector = intel_dsi->attached_connector;
3cf050762534cc2 drivers/gpu/drm/i915/display/icl_dsi.c Ville Syrjälä 2022-05-10 1820 struct mipi_config *mipi_config = connector->panel.vbt.dsi.config;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1821 u32 tlpx_ns;
78ef7b0ec18ccb2 drivers/gpu/drm/i915/display/icl_dsi.c William Tseng 2023-09-01 1822 u32 prepare_cnt, exit_zero_cnt, clk_zero_cnt;
78ef7b0ec18ccb2 drivers/gpu/drm/i915/display/icl_dsi.c William Tseng 2023-09-01 1823 u32 ths_prepare_ns;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1824 u32 hs_zero_cnt;
78ef7b0ec18ccb2 drivers/gpu/drm/i915/display/icl_dsi.c William Tseng 2023-09-01 1825 u32 tclk_pre_cnt;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1826
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1827 tlpx_ns = intel_dsi_tlpx_ns(intel_dsi);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1828
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 @1829 tclk_trail_ns = max(mipi_config->tclk_trail, mipi_config->ths_trail);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1830 ths_prepare_ns = max(mipi_config->ths_prepare,
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1831 mipi_config->tclk_prepare);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1832
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1833 /*
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1834 * prepare cnt in escape clocks
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1835 * this field represents a hexadecimal value with a precision
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1836 * of 1.2 – i.e. the most significant bit is the integer
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1837 * and the least significant 2 bits are fraction bits.
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1838 * so, the field can represent a range of 0.25 to 1.75
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1839 */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1840 prepare_cnt = DIV_ROUND_UP(ths_prepare_ns * 4, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1841 if (prepare_cnt > ICL_PREPARE_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1842 drm_dbg_kms(&dev_priv->drm, "prepare_cnt out of range (%d)\n",
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1843 prepare_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1844 prepare_cnt = ICL_PREPARE_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1845 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1846
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1847 /* clk zero count in escape clocks */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1848 clk_zero_cnt = DIV_ROUND_UP(mipi_config->tclk_prepare_clkzero -
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1849 ths_prepare_ns, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1850 if (clk_zero_cnt > ICL_CLK_ZERO_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1851 drm_dbg_kms(&dev_priv->drm,
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1852 "clk_zero_cnt out of range (%d)\n", clk_zero_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1853 clk_zero_cnt = ICL_CLK_ZERO_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1854 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1855
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1856 /* tclk pre count in escape clocks */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1857 tclk_pre_cnt = DIV_ROUND_UP(mipi_config->tclk_pre, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1858 if (tclk_pre_cnt > ICL_TCLK_PRE_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1859 drm_dbg_kms(&dev_priv->drm,
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1860 "tclk_pre_cnt out of range (%d)\n", tclk_pre_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1861 tclk_pre_cnt = ICL_TCLK_PRE_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1862 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1863
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1864 /* hs zero cnt in escape clocks */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1865 hs_zero_cnt = DIV_ROUND_UP(mipi_config->ths_prepare_hszero -
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1866 ths_prepare_ns, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1867 if (hs_zero_cnt > ICL_HS_ZERO_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1868 drm_dbg_kms(&dev_priv->drm, "hs_zero_cnt out of range (%d)\n",
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1869 hs_zero_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1870 hs_zero_cnt = ICL_HS_ZERO_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1871 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1872
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1873 /* hs exit zero cnt in escape clocks */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1874 exit_zero_cnt = DIV_ROUND_UP(mipi_config->ths_exit, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1875 if (exit_zero_cnt > ICL_EXIT_ZERO_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1876 drm_dbg_kms(&dev_priv->drm,
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1877 "exit_zero_cnt out of range (%d)\n",
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1878 exit_zero_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1879 exit_zero_cnt = ICL_EXIT_ZERO_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1880 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1881
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1882 /* clock lane dphy timings */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1883 intel_dsi->dphy_reg = (CLK_PREPARE_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1884 CLK_PREPARE(prepare_cnt) |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1885 CLK_ZERO_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1886 CLK_ZERO(clk_zero_cnt) |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1887 CLK_PRE_OVERRIDE |
78ef7b0ec18ccb2 drivers/gpu/drm/i915/display/icl_dsi.c William Tseng 2023-09-01 1888 CLK_PRE(tclk_pre_cnt));
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1889
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1890 /* data lanes dphy timings */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1891 intel_dsi->dphy_data_lane_reg = (HS_PREPARE_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1892 HS_PREPARE(prepare_cnt) |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1893 HS_ZERO_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1894 HS_ZERO(hs_zero_cnt) |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1895 HS_EXIT_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1896 HS_EXIT(exit_zero_cnt));
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1897
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1898 intel_dsi_log_params(intel_dsi);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1899 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1900
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
WARNING: multiple messages have this Message-ID (diff)
From: kernel test robot <lkp@intel.com>
To: William Tseng <william.tseng@intel.com>, intel-gfx@lists.freedesktop.org
Cc: oe-kbuild-all@lists.linux.dev, William Tseng <william.tseng@intel.com>
Subject: Re: [Intel-gfx] [PATCH] drm/i915/dsi: let HW maintain HS-TRAIL and CLK_POST
Date: Fri, 1 Sep 2023 21:19:39 +0800 [thread overview]
Message-ID: <202309012129.siE9g3DY-lkp@intel.com> (raw)
In-Reply-To: <20230901095100.3771188-1-william.tseng@intel.com>
Hi William,
kernel test robot noticed the following build errors:
[auto build test ERROR on drm-tip/drm-tip]
url: https://github.com/intel-lab-lkp/linux/commits/William-Tseng/drm-i915-dsi-let-HW-maintain-HS-TRAIL-and-CLK_POST/20230901-175307
base: git://anongit.freedesktop.org/drm/drm-tip drm-tip
patch link: https://lore.kernel.org/r/20230901095100.3771188-1-william.tseng%40intel.com
patch subject: [Intel-gfx] [PATCH] drm/i915/dsi: let HW maintain HS-TRAIL and CLK_POST
config: x86_64-defconfig (https://download.01.org/0day-ci/archive/20230901/202309012129.siE9g3DY-lkp@intel.com/config)
compiler: gcc-11 (Debian 11.3.0-12) 11.3.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20230901/202309012129.siE9g3DY-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202309012129.siE9g3DY-lkp@intel.com/
All errors (new ones prefixed by >>):
drivers/gpu/drm/i915/display/icl_dsi.c: In function 'icl_dphy_param_init':
>> drivers/gpu/drm/i915/display/icl_dsi.c:1829:9: error: 'tclk_trail_ns' undeclared (first use in this function)
1829 | tclk_trail_ns = max(mipi_config->tclk_trail, mipi_config->ths_trail);
| ^~~~~~~~~~~~~
drivers/gpu/drm/i915/display/icl_dsi.c:1829:9: note: each undeclared identifier is reported only once for each function it appears in
vim +/tclk_trail_ns +1829 drivers/gpu/drm/i915/display/icl_dsi.c
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1814
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1815 static void icl_dphy_param_init(struct intel_dsi *intel_dsi)
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1816 {
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1817 struct drm_device *dev = intel_dsi->base.base.dev;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1818 struct drm_i915_private *dev_priv = to_i915(dev);
3cf050762534cc2 drivers/gpu/drm/i915/display/icl_dsi.c Ville Syrjälä 2022-05-10 1819 struct intel_connector *connector = intel_dsi->attached_connector;
3cf050762534cc2 drivers/gpu/drm/i915/display/icl_dsi.c Ville Syrjälä 2022-05-10 1820 struct mipi_config *mipi_config = connector->panel.vbt.dsi.config;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1821 u32 tlpx_ns;
78ef7b0ec18ccb2 drivers/gpu/drm/i915/display/icl_dsi.c William Tseng 2023-09-01 1822 u32 prepare_cnt, exit_zero_cnt, clk_zero_cnt;
78ef7b0ec18ccb2 drivers/gpu/drm/i915/display/icl_dsi.c William Tseng 2023-09-01 1823 u32 ths_prepare_ns;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1824 u32 hs_zero_cnt;
78ef7b0ec18ccb2 drivers/gpu/drm/i915/display/icl_dsi.c William Tseng 2023-09-01 1825 u32 tclk_pre_cnt;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1826
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1827 tlpx_ns = intel_dsi_tlpx_ns(intel_dsi);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1828
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 @1829 tclk_trail_ns = max(mipi_config->tclk_trail, mipi_config->ths_trail);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1830 ths_prepare_ns = max(mipi_config->ths_prepare,
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1831 mipi_config->tclk_prepare);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1832
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1833 /*
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1834 * prepare cnt in escape clocks
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1835 * this field represents a hexadecimal value with a precision
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1836 * of 1.2 – i.e. the most significant bit is the integer
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1837 * and the least significant 2 bits are fraction bits.
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1838 * so, the field can represent a range of 0.25 to 1.75
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1839 */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1840 prepare_cnt = DIV_ROUND_UP(ths_prepare_ns * 4, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1841 if (prepare_cnt > ICL_PREPARE_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1842 drm_dbg_kms(&dev_priv->drm, "prepare_cnt out of range (%d)\n",
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1843 prepare_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1844 prepare_cnt = ICL_PREPARE_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1845 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1846
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1847 /* clk zero count in escape clocks */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1848 clk_zero_cnt = DIV_ROUND_UP(mipi_config->tclk_prepare_clkzero -
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1849 ths_prepare_ns, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1850 if (clk_zero_cnt > ICL_CLK_ZERO_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1851 drm_dbg_kms(&dev_priv->drm,
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1852 "clk_zero_cnt out of range (%d)\n", clk_zero_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1853 clk_zero_cnt = ICL_CLK_ZERO_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1854 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1855
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1856 /* tclk pre count in escape clocks */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1857 tclk_pre_cnt = DIV_ROUND_UP(mipi_config->tclk_pre, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1858 if (tclk_pre_cnt > ICL_TCLK_PRE_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1859 drm_dbg_kms(&dev_priv->drm,
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1860 "tclk_pre_cnt out of range (%d)\n", tclk_pre_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1861 tclk_pre_cnt = ICL_TCLK_PRE_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1862 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1863
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1864 /* hs zero cnt in escape clocks */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1865 hs_zero_cnt = DIV_ROUND_UP(mipi_config->ths_prepare_hszero -
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1866 ths_prepare_ns, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1867 if (hs_zero_cnt > ICL_HS_ZERO_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1868 drm_dbg_kms(&dev_priv->drm, "hs_zero_cnt out of range (%d)\n",
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1869 hs_zero_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1870 hs_zero_cnt = ICL_HS_ZERO_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1871 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1872
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1873 /* hs exit zero cnt in escape clocks */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1874 exit_zero_cnt = DIV_ROUND_UP(mipi_config->ths_exit, tlpx_ns);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1875 if (exit_zero_cnt > ICL_EXIT_ZERO_CNT_MAX) {
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1876 drm_dbg_kms(&dev_priv->drm,
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1877 "exit_zero_cnt out of range (%d)\n",
b5280cd0bd2d680 drivers/gpu/drm/i915/display/icl_dsi.c Wambui Karuga 2020-01-22 1878 exit_zero_cnt);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1879 exit_zero_cnt = ICL_EXIT_ZERO_CNT_MAX;
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1880 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1881
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1882 /* clock lane dphy timings */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1883 intel_dsi->dphy_reg = (CLK_PREPARE_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1884 CLK_PREPARE(prepare_cnt) |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1885 CLK_ZERO_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1886 CLK_ZERO(clk_zero_cnt) |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1887 CLK_PRE_OVERRIDE |
78ef7b0ec18ccb2 drivers/gpu/drm/i915/display/icl_dsi.c William Tseng 2023-09-01 1888 CLK_PRE(tclk_pre_cnt));
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1889
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1890 /* data lanes dphy timings */
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1891 intel_dsi->dphy_data_lane_reg = (HS_PREPARE_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1892 HS_PREPARE(prepare_cnt) |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1893 HS_ZERO_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1894 HS_ZERO(hs_zero_cnt) |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1895 HS_EXIT_OVERRIDE |
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1896 HS_EXIT(exit_zero_cnt));
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1897
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1898 intel_dsi_log_params(intel_dsi);
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1899 }
2def5ae7d7fb857 drivers/gpu/drm/i915/icl_dsi.c Hans de Goede 2019-06-05 1900
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
next prev parent reply other threads:[~2023-09-01 13:20 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-09-01 9:51 [Intel-gfx] [PATCH] drm/i915/dsi: let HW maintain HS-TRAIL and CLK_POST William Tseng
2023-09-01 10:28 ` Jani Nikula
2023-09-04 2:45 ` Tseng, William
2023-09-01 10:53 ` Ville Syrjälä
2023-09-04 8:51 ` Tseng, William
2023-09-01 13:08 ` kernel test robot
2023-09-01 13:08 ` kernel test robot
2023-09-01 13:19 ` kernel test robot [this message]
2023-09-01 13:19 ` kernel test robot
2023-09-01 14:58 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for " Patchwork
2023-09-14 9:51 ` [Intel-gfx] [PATCH v2] drm/i915/dsi: let HW maintain CLK_POST William Tseng
2023-09-20 17:44 ` Jani Nikula
2023-09-14 19:28 ` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dsi: let HW maintain HS-TRAIL and CLK_POST (rev2) Patchwork
2023-09-15 1:46 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202309012129.siE9g3DY-lkp@intel.com \
--to=lkp@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=oe-kbuild-all@lists.linux.dev \
--cc=william.tseng@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.