All of lore.kernel.org
 help / color / mirror / Atom feed
From: Conor Dooley <conor@kernel.org>
To: Jisheng Zhang <jszhang@kernel.org>
Cc: Thomas Gleixner <tglx@linutronix.de>,
	Marc Zyngier <maz@kernel.org>, Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	Daniel Lezcano <daniel.lezcano@linaro.org>,
	Anup Patel <anup@brainfault.org>,
	linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	Inochi Amaoto <inochiama@outlook.com>,
	chao.wei@sophgo.com, xiaoguang.xing@sophgo.com
Subject: Re: [PATCH 4/5] riscv: dts: sophgo: add initial CV1800B SoC device tree
Date: Mon, 2 Oct 2023 13:19:51 +0100	[thread overview]
Message-ID: <20231002-askew-stoppable-9f83d23a2e93@spud> (raw)
In-Reply-To: <20230930123937.1551-5-jszhang@kernel.org>


[-- Attachment #1.1: Type: text/plain, Size: 467 bytes --]

On Sat, Sep 30, 2023 at 08:39:36PM +0800, Jisheng Zhang wrote:

> +		plic: interrupt-controller@70000000 {
> +			compatible = "sophgo,cv1800b-plic", "thead,c900-plic";

This fails dtbs_check, the compatible you added to the binding is
cv1800-plic.

> +			reg = <0x70000000 0x4000000>;
> +			interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>;
> +			interrupt-controller;
> +			#address-cells = <0>;
> +			#interrupt-cells = <2>;
> +			riscv,ndev = <101>;
> +		};


[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

[-- Attachment #2: Type: text/plain, Size: 161 bytes --]

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

WARNING: multiple messages have this Message-ID (diff)
From: Conor Dooley <conor@kernel.org>
To: Jisheng Zhang <jszhang@kernel.org>
Cc: Thomas Gleixner <tglx@linutronix.de>,
	Marc Zyngier <maz@kernel.org>, Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	Daniel Lezcano <daniel.lezcano@linaro.org>,
	Anup Patel <anup@brainfault.org>,
	linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	Inochi Amaoto <inochiama@outlook.com>,
	chao.wei@sophgo.com, xiaoguang.xing@sophgo.com
Subject: Re: [PATCH 4/5] riscv: dts: sophgo: add initial CV1800B SoC device tree
Date: Mon, 2 Oct 2023 13:19:51 +0100	[thread overview]
Message-ID: <20231002-askew-stoppable-9f83d23a2e93@spud> (raw)
In-Reply-To: <20230930123937.1551-5-jszhang@kernel.org>

[-- Attachment #1: Type: text/plain, Size: 467 bytes --]

On Sat, Sep 30, 2023 at 08:39:36PM +0800, Jisheng Zhang wrote:

> +		plic: interrupt-controller@70000000 {
> +			compatible = "sophgo,cv1800b-plic", "thead,c900-plic";

This fails dtbs_check, the compatible you added to the binding is
cv1800-plic.

> +			reg = <0x70000000 0x4000000>;
> +			interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>;
> +			interrupt-controller;
> +			#address-cells = <0>;
> +			#interrupt-cells = <2>;
> +			riscv,ndev = <101>;
> +		};


[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

  parent reply	other threads:[~2023-10-02 12:20 UTC|newest]

Thread overview: 56+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-09-30 12:39 [PATCH 0/5] Add Milk-V Duo board support Jisheng Zhang
2023-09-30 12:39 ` Jisheng Zhang
2023-09-30 12:39 ` [PATCH 1/5] dt-bindings: interrupt-controller: Add SOPHGO CV1800B plic Jisheng Zhang
2023-09-30 12:39   ` Jisheng Zhang
2023-10-01 11:25   ` Conor Dooley
2023-10-01 11:25     ` Conor Dooley
2023-09-30 12:39 ` [PATCH 2/5] dt-bindings: timer: Add SOPHGO CV1800B clint Jisheng Zhang
2023-09-30 12:39   ` Jisheng Zhang
2023-10-01 11:25   ` Conor Dooley
2023-10-01 11:25     ` Conor Dooley
2023-09-30 12:39 ` [PATCH 3/5] dt-bindings: riscv: Add Milk-V Duo board compatibles Jisheng Zhang
2023-09-30 12:39   ` Jisheng Zhang
2023-10-01 11:26   ` Conor Dooley
2023-10-01 11:26     ` Conor Dooley
2023-10-04  6:40   ` Chen Wang
2023-10-04  6:40     ` Chen Wang
2023-09-30 12:39 ` [PATCH 4/5] riscv: dts: sophgo: add initial CV1800B SoC device tree Jisheng Zhang
2023-09-30 12:39   ` Jisheng Zhang
2023-09-30 22:34   ` Inochi Amaoto
2023-09-30 22:34     ` Inochi Amaoto
2023-10-01 11:34     ` Conor Dooley
2023-10-01 11:34       ` Conor Dooley
2023-10-01 12:19       ` Inochi Amaoto
2023-10-01 12:19         ` Inochi Amaoto
2023-10-01 12:22         ` Inochi Amaoto
2023-10-01 12:22           ` Inochi Amaoto
2023-10-02 12:11           ` Conor Dooley
2023-10-02 12:11             ` Conor Dooley
2023-10-02 12:09   ` Conor Dooley
2023-10-02 12:09     ` Conor Dooley
2023-10-06 12:21     ` Jisheng Zhang
2023-10-06 12:21       ` Jisheng Zhang
2023-10-02 12:19   ` Conor Dooley [this message]
2023-10-02 12:19     ` Conor Dooley
2023-10-04  7:23   ` Chen Wang
2023-10-04  7:23     ` Chen Wang
2023-10-04  7:57     ` Krzysztof Kozlowski
2023-10-04  7:57       ` Krzysztof Kozlowski
2023-10-04  9:13       ` Conor Dooley
2023-10-04  9:13         ` Conor Dooley
2023-10-04 11:43         ` Chen Wang
2023-10-04 11:43           ` Chen Wang
2023-09-30 12:39 ` [PATCH 5/5] riscv: dts: sophgo: add Milk-V Duo board " Jisheng Zhang
2023-09-30 12:39   ` Jisheng Zhang
2023-10-04  6:50   ` Chen Wang
2023-10-04  6:50     ` Chen Wang
2023-09-30 14:18 ` [PATCH 0/5] Add Milk-V Duo board support Chen Wang
2023-09-30 14:18   ` Chen Wang
2023-10-02 12:10   ` Conor Dooley
2023-10-02 12:10     ` Conor Dooley
2023-10-02 12:22 ` Conor Dooley
2023-10-02 12:22   ` Conor Dooley
2023-10-03  2:32   ` Chen Wang
2023-10-03  2:32     ` Chen Wang
2023-10-03  7:56     ` Conor Dooley
2023-10-03  7:56       ` Conor Dooley

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20231002-askew-stoppable-9f83d23a2e93@spud \
    --to=conor@kernel.org \
    --cc=anup@brainfault.org \
    --cc=aou@eecs.berkeley.edu \
    --cc=chao.wei@sophgo.com \
    --cc=conor+dt@kernel.org \
    --cc=daniel.lezcano@linaro.org \
    --cc=devicetree@vger.kernel.org \
    --cc=inochiama@outlook.com \
    --cc=jszhang@kernel.org \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=maz@kernel.org \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=robh+dt@kernel.org \
    --cc=tglx@linutronix.de \
    --cc=xiaoguang.xing@sophgo.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.