All of lore.kernel.org
 help / color / mirror / Atom feed
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Domenico Punzo <dpunzo@micron.com>
Cc: "Martin Hundebøll" <martin@geanix.com>,
	"Rouven Czerwinski" <r.czerwinski@pengutronix.de>,
	"Måns Rullgård" <mans@mansr.com>,
	"Alexander Shiyan" <eagle.alexander923@gmail.com>,
	"Richard Weinberger" <richard@nod.at>,
	"Vignesh Raghavendra" <vigneshr@ti.com>,
	JaimeLiao <jaimeliao.tw@gmail.com>,
	"kernel@pengutronix.de" <kernel@pengutronix.de>,
	"stable@vger.kernel.org" <stable@vger.kernel.org>,
	"linux-mtd@lists.infradead.org" <linux-mtd@lists.infradead.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"Sean Nyekjær" <sean@geanix.com>, "Bean Huo" <beanhuo@micron.com>
Subject: Re: [EXT] Re: [PATCH v2] mtd: rawnand: Ensure the nand chip supports cached reads
Date: Tue, 3 Oct 2023 13:56:01 +0200	[thread overview]
Message-ID: <20231003135601.6cf0d522@xps-13> (raw)
In-Reply-To: <BYAPR08MB4437B83D7D50F4135D0D40A9BBC4A@BYAPR08MB4437.namprd08.prod.outlook.com>

Hi Domenico,

dpunzo@micron.com wrote on Tue, 3 Oct 2023 11:29:33 +0000:

> Micron Confidential
> 
> Hello Miquel,
> 
> Here is a short list of devices having cache read with ECC enabled.
> 
> MT29F2G08ABAGAH4, MT29F2G08ABBGAH4, MT29F2G16ABBGAH4
> MT29F1G08ABAFAH4, MT29F1G08ABBFAH4, MT29F1G16ABBFAH4

Great! Thanks a lot.

It appears that even without internal ECC enabled we get failures on
Micron parts, so I believe there is something else that we need to
investigate. But thanks for the list, I will propose a patch preventing
the use of on-die ECC together with sequential cache reads on all parts
but the ones in this list (can be extended later).

Thanks,
Miquèl

______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/

WARNING: multiple messages have this Message-ID (diff)
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Domenico Punzo <dpunzo@micron.com>
Cc: "Martin Hundebøll" <martin@geanix.com>,
	"Rouven Czerwinski" <r.czerwinski@pengutronix.de>,
	"Måns Rullgård" <mans@mansr.com>,
	"Alexander Shiyan" <eagle.alexander923@gmail.com>,
	"Richard Weinberger" <richard@nod.at>,
	"Vignesh Raghavendra" <vigneshr@ti.com>,
	JaimeLiao <jaimeliao.tw@gmail.com>,
	"kernel@pengutronix.de" <kernel@pengutronix.de>,
	"stable@vger.kernel.org" <stable@vger.kernel.org>,
	"linux-mtd@lists.infradead.org" <linux-mtd@lists.infradead.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"Sean Nyekjær" <sean@geanix.com>, "Bean Huo" <beanhuo@micron.com>
Subject: Re: [EXT] Re: [PATCH v2] mtd: rawnand: Ensure the nand chip supports cached reads
Date: Tue, 3 Oct 2023 13:56:01 +0200	[thread overview]
Message-ID: <20231003135601.6cf0d522@xps-13> (raw)
In-Reply-To: <BYAPR08MB4437B83D7D50F4135D0D40A9BBC4A@BYAPR08MB4437.namprd08.prod.outlook.com>

Hi Domenico,

dpunzo@micron.com wrote on Tue, 3 Oct 2023 11:29:33 +0000:

> Micron Confidential
> 
> Hello Miquel,
> 
> Here is a short list of devices having cache read with ECC enabled.
> 
> MT29F2G08ABAGAH4, MT29F2G08ABBGAH4, MT29F2G16ABBGAH4
> MT29F1G08ABAFAH4, MT29F1G08ABBFAH4, MT29F1G16ABBFAH4

Great! Thanks a lot.

It appears that even without internal ECC enabled we get failures on
Micron parts, so I believe there is something else that we need to
investigate. But thanks for the list, I will propose a patch preventing
the use of on-die ECC together with sequential cache reads on all parts
but the ones in this list (can be extended later).

Thanks,
Miquèl

  reply	other threads:[~2023-10-03 11:56 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-09-22 14:17 [PATCH v2] mtd: rawnand: Ensure the nand chip supports cached reads Rouven Czerwinski
2023-09-22 14:17 ` Rouven Czerwinski
2023-09-25 11:01 ` Martin Hundebøll
2023-09-25 11:01   ` Martin Hundebøll
2023-09-25 15:19   ` Miquel Raynal
2023-09-25 15:19     ` Miquel Raynal
2023-09-26 11:27   ` Miquel Raynal
2023-09-26 11:27     ` Miquel Raynal
2023-09-27  6:28     ` [EXT] " Domenico Punzo
2023-09-27  6:28       ` Domenico Punzo
2023-09-27  7:20       ` Miquel Raynal
2023-09-27  7:20         ` Miquel Raynal
2023-09-27 15:05     ` Miquel Raynal
2023-09-27 15:05       ` Miquel Raynal
2023-09-28  7:19       ` Martin Hundebøll
2023-09-28  7:19         ` Martin Hundebøll
2023-10-02 13:49         ` Miquel Raynal
2023-10-02 13:49           ` Miquel Raynal
2023-10-03 11:29         ` [EXT] " Domenico Punzo
2023-10-03 11:29           ` Domenico Punzo
2023-10-03 11:56           ` Miquel Raynal [this message]
2023-10-03 11:56             ` Miquel Raynal
2023-10-16  9:27 ` Miquel Raynal
2023-10-16  9:27   ` Miquel Raynal

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20231003135601.6cf0d522@xps-13 \
    --to=miquel.raynal@bootlin.com \
    --cc=beanhuo@micron.com \
    --cc=dpunzo@micron.com \
    --cc=eagle.alexander923@gmail.com \
    --cc=jaimeliao.tw@gmail.com \
    --cc=kernel@pengutronix.de \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mtd@lists.infradead.org \
    --cc=mans@mansr.com \
    --cc=martin@geanix.com \
    --cc=r.czerwinski@pengutronix.de \
    --cc=richard@nod.at \
    --cc=sean@geanix.com \
    --cc=stable@vger.kernel.org \
    --cc=vigneshr@ti.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.