All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20231010170503.657189-5-apatel@ventanamicro.com>

diff --git a/a/1.txt b/N1/1.txt
index bfa5c49..fad5add 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -80,3 +80,9 @@ index 27afb0b74ea7..b1da34e8d8cd 100644
  EARLYCON_DECLARE(sbi, early_sbi_setup);
 -- 
 2.34.1
+
+
+_______________________________________________
+linux-riscv mailing list
+linux-riscv@lists.infradead.org
+http://lists.infradead.org/mailman/listinfo/linux-riscv
diff --git a/a/content_digest b/N1/content_digest
index d9c1f66..5aef47e 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -2,7 +2,21 @@
  "From\0Anup Patel <apatel@ventanamicro.com>\0"
  "Subject\0[PATCH 4/6] tty/serial: Add RISC-V SBI debug console based earlycon\0"
  "Date\0Tue, 10 Oct 2023 22:35:01 +0530\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Paolo Bonzini <pbonzini@redhat.com>"
+  Atish Patra <atishp@atishpatra.org>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Greg Kroah-Hartman <gregkh@linuxfoundation.org>
+ " Jiri Slaby <jirislaby@kernel.org>\0"
+ "Cc\0Conor Dooley <conor@kernel.org>"
+  Andrew Jones <ajones@ventanamicro.com>
+  kvm@vger.kernel.org
+  kvm-riscv@lists.infradead.org
+  linux-riscv@lists.infradead.org
+  linux-serial@vger.kernel.org
+  linuxppc-dev@lists.ozlabs.org
+  linux-kernel@vger.kernel.org
+ " Anup Patel <apatel@ventanamicro.com>\0"
  "\00:1\0"
  "b\0"
  "We extend the existing RISC-V SBI earlycon support to use the new\n"
@@ -86,6 +100,12 @@
  " }\n"
  " EARLYCON_DECLARE(sbi, early_sbi_setup);\n"
  "-- \n"
- 2.34.1
+ "2.34.1\n"
+ "\n"
+ "\n"
+ "_______________________________________________\n"
+ "linux-riscv mailing list\n"
+ "linux-riscv@lists.infradead.org\n"
+ http://lists.infradead.org/mailman/listinfo/linux-riscv
 
-7d24f639ca693d82e2a54b6f3d14861ff52e986f15e98596be50ccc24ee72b47
+f22f97fcf22b9eb876c791be944ef7beee056bd8a69cf7817a745723c7759c30

diff --git a/a/content_digest b/N2/content_digest
index d9c1f66..b0f1b84 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -2,7 +2,21 @@
  "From\0Anup Patel <apatel@ventanamicro.com>\0"
  "Subject\0[PATCH 4/6] tty/serial: Add RISC-V SBI debug console based earlycon\0"
  "Date\0Tue, 10 Oct 2023 22:35:01 +0530\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Paolo Bonzini <pbonzini@redhat.com>"
+  Atish Patra <atishp@atishpatra.org>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Greg Kroah-Hartman <gregkh@linuxfoundation.org>
+ " Jiri Slaby <jirislaby@kernel.org>\0"
+ "Cc\0Conor Dooley <conor@kernel.org>"
+  Andrew Jones <ajones@ventanamicro.com>
+  kvm@vger.kernel.org
+  kvm-riscv@lists.infradead.org
+  linux-riscv@lists.infradead.org
+  linux-serial@vger.kernel.org
+  linuxppc-dev@lists.ozlabs.org
+  linux-kernel@vger.kernel.org
+ " Anup Patel <apatel@ventanamicro.com>\0"
  "\00:1\0"
  "b\0"
  "We extend the existing RISC-V SBI earlycon support to use the new\n"
@@ -88,4 +102,4 @@
  "-- \n"
  2.34.1
 
-7d24f639ca693d82e2a54b6f3d14861ff52e986f15e98596be50ccc24ee72b47
+804eb13837fe792a5041779f366e8b7be9cfa78c26bf64734a88f70ce062a5ea

diff --git a/a/content_digest b/N3/content_digest
index d9c1f66..e212b11 100644
--- a/a/content_digest
+++ b/N3/content_digest
@@ -2,7 +2,21 @@
  "From\0Anup Patel <apatel@ventanamicro.com>\0"
  "Subject\0[PATCH 4/6] tty/serial: Add RISC-V SBI debug console based earlycon\0"
  "Date\0Tue, 10 Oct 2023 22:35:01 +0530\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Paolo Bonzini <pbonzini@redhat.com>"
+  Atish Patra <atishp@atishpatra.org>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Greg Kroah-Hartman <gregkh@linuxfoundation.org>
+ " Jiri Slaby <jirislaby@kernel.org>\0"
+ "Cc\0Anup Patel <apatel@ventanamicro.com>"
+  linux-serial@vger.kernel.org
+  kvm@vger.kernel.org
+  linux-kernel@vger.kernel.org
+  Conor Dooley <conor@kernel.org>
+  kvm-riscv@lists.infradead.org
+  linux-riscv@lists.infradead.org
+  linuxppc-dev@lists.ozlabs.org
+ " Andrew Jones <ajones@ventanamicro.com>\0"
  "\00:1\0"
  "b\0"
  "We extend the existing RISC-V SBI earlycon support to use the new\n"
@@ -88,4 +102,4 @@
  "-- \n"
  2.34.1
 
-7d24f639ca693d82e2a54b6f3d14861ff52e986f15e98596be50ccc24ee72b47
+2479116fe3312cece53fbe4020ef46aef10f9f1cf384ee88d5ad96676659df91

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.