From: Jonathan Cameron via <qemu-riscv@nongnu.org>
To: Zhao Liu <zhao1.liu@linux.intel.com>
Cc: "Daniel P . Berrangé" <berrange@redhat.com>,
"Eduardo Habkost" <eduardo@habkost.net>,
"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Yanan Wang" <wangyanan55@huawei.com>,
"Michael S . Tsirkin" <mst@redhat.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Richard Henderson" <richard.henderson@linaro.org>,
"Eric Blake" <eblake@redhat.com>,
"Markus Armbruster" <armbru@redhat.com>,
"Marcelo Tosatti" <mtosatti@redhat.com>,
"Alex Bennée" <alex.bennee@linaro.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Sia Jee Heng" <jeeheng.sia@starfivetech.com>,
qemu-devel@nongnu.org, kvm@vger.kernel.org,
qemu-riscv@nongnu.org, qemu-arm@nongnu.org,
"Zhenyu Wang" <zhenyu.z.wang@intel.com>,
"Dapeng Mi" <dapeng1.mi@linux.intel.com>,
"Yongwei Ma" <yongwei.ma@intel.com>,
"Zhao Liu" <zhao1.liu@intel.com>
Subject: Re: [RFC 8/8] qemu-options: Add the cache topology description of -smp
Date: Mon, 26 Feb 2024 15:47:34 +0000 [thread overview]
Message-ID: <20240226154734.00000d6e@Huawei.com> (raw)
In-Reply-To: <20240220092504.726064-9-zhao1.liu@linux.intel.com>
On Tue, 20 Feb 2024 17:25:04 +0800
Zhao Liu <zhao1.liu@linux.intel.com> wrote:
> From: Zhao Liu <zhao1.liu@intel.com>
>
> Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
Hi,
A trivial comment, but also a possibly more significant one about
whether the defaults are correctly verified.
Jonathan
> ---
> qemu-options.hx | 54 ++++++++++++++++++++++++++++++++++++++++++-------
> 1 file changed, 47 insertions(+), 7 deletions(-)
>
> diff --git a/qemu-options.hx b/qemu-options.hx
> index 70eaf3256685..85c78c99a3b0 100644
> --- a/qemu-options.hx
> +++ b/qemu-options.hx
> @@ -281,7 +281,9 @@ ERST
>
> DEF("smp", HAS_ARG, QEMU_OPTION_smp,
> "-smp [[cpus=]n][,maxcpus=maxcpus][,drawers=drawers][,books=books][,sockets=sockets]\n"
> - " [,dies=dies][,clusters=clusters][,cores=cores][,threads=threads]\n"
> + " [,dies=dies][,clusters=clusters][,modules=modules][,cores=cores]\n"
> + " [,threads=threads][,l1d-cache=level][,l1i-cache=level][,l2-cache=level]\n"
burns more characters but I'd go with
l1d->cache=topo_level
As level for a cache has a totally different meaning!
> + " [,l3-cache=level]\n"
> " set the number of initial CPUs to 'n' [default=1]\n"
> " maxcpus= maximum number of total CPUs, including\n"
> " offline CPUs for hotplug, etc\n"
> @@ -290,9 +292,14 @@ DEF("smp", HAS_ARG, QEMU_OPTION_smp,
> " sockets= number of sockets in one book\n"
> " dies= number of dies in one socket\n"
> " clusters= number of clusters in one die\n"
> - " cores= number of cores in one cluster\n"
> + " modules= number of modules in one cluster\n"
> + " cores= number of cores in one module\n"
> " threads= number of threads in one core\n"
> - "Note: Different machines may have different subsets of the CPU topology\n"
> + " l1d-cache= topology level of L1 D-cache\n"
> + " l1i-cache= topology level of L1 I-cache\n"
> + " l2-cache= topology level of L2 cache\n"
> + " l3-cache= topology level of L3 cache\n"
> + "Note: Different machines may have different subsets of the CPU and cache topology\n"
>
> -smp 32,sockets=2,dies=2,modules=2,cores=2,threads=2,maxcpus=32
>
> + The following sub-option defines a CPU topology hierarchy (2 sockets
> + totally on the machine, 2 dies per socket, 2 modules per die, 2 cores per
> + module, 2 threads per core) with 3-level cache topology hierarchy (L1
> + D-cache per core, L1 I-cache per core, L2 cache per core and L3 cache per
> + die) for PC machines which support sockets/dies/modules/cores/threads.
> + Some members of the CPU topology option can be omitted but their values
> + will be automatically computed. Some members of the cache topology
> + option can also be omitted and target CPU will use the default topology.:
Given the default could be inconsistent I wonder if we should 'push' levels
up. So if L2 not defined it is set either to default of equal to max of
l1i and l1d level. L3 either default or same level as l2.
Won't always correspond to a sensible system so maybe just rejecting
cases where default isn't possible is the best plan. However I don't
see that verification as the checks on higher levels are gated on them
being specified.
> +
> + ::
> +
> + -smp 32,sockets=2,dies=2,modules=2,cores=2,threads=2,maxcpus=32,\
> + l1d-cache=core,l1i-cache=core,l2-cache=core,l3-cache=die
> +
> The following sub-option defines a CPU topology hierarchy (2 sockets
> totally on the machine, 2 clusters per socket, 2 cores per cluster,
> 2 threads per core) for ARM virt machines which support sockets/clusters
WARNING: multiple messages have this Message-ID (diff)
From: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
To: Zhao Liu <zhao1.liu@linux.intel.com>
Cc: "Daniel P . Berrangé" <berrange@redhat.com>,
"Eduardo Habkost" <eduardo@habkost.net>,
"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Yanan Wang" <wangyanan55@huawei.com>,
"Michael S . Tsirkin" <mst@redhat.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Richard Henderson" <richard.henderson@linaro.org>,
"Eric Blake" <eblake@redhat.com>,
"Markus Armbruster" <armbru@redhat.com>,
"Marcelo Tosatti" <mtosatti@redhat.com>,
"Alex Bennée" <alex.bennee@linaro.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Sia Jee Heng" <jeeheng.sia@starfivetech.com>,
qemu-devel@nongnu.org, kvm@vger.kernel.org,
qemu-riscv@nongnu.org, qemu-arm@nongnu.org,
"Zhenyu Wang" <zhenyu.z.wang@intel.com>,
"Dapeng Mi" <dapeng1.mi@linux.intel.com>,
"Yongwei Ma" <yongwei.ma@intel.com>,
"Zhao Liu" <zhao1.liu@intel.com>
Subject: Re: [RFC 8/8] qemu-options: Add the cache topology description of -smp
Date: Mon, 26 Feb 2024 15:47:34 +0000 [thread overview]
Message-ID: <20240226154734.00000d6e@Huawei.com> (raw)
In-Reply-To: <20240220092504.726064-9-zhao1.liu@linux.intel.com>
On Tue, 20 Feb 2024 17:25:04 +0800
Zhao Liu <zhao1.liu@linux.intel.com> wrote:
> From: Zhao Liu <zhao1.liu@intel.com>
>
> Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
Hi,
A trivial comment, but also a possibly more significant one about
whether the defaults are correctly verified.
Jonathan
> ---
> qemu-options.hx | 54 ++++++++++++++++++++++++++++++++++++++++++-------
> 1 file changed, 47 insertions(+), 7 deletions(-)
>
> diff --git a/qemu-options.hx b/qemu-options.hx
> index 70eaf3256685..85c78c99a3b0 100644
> --- a/qemu-options.hx
> +++ b/qemu-options.hx
> @@ -281,7 +281,9 @@ ERST
>
> DEF("smp", HAS_ARG, QEMU_OPTION_smp,
> "-smp [[cpus=]n][,maxcpus=maxcpus][,drawers=drawers][,books=books][,sockets=sockets]\n"
> - " [,dies=dies][,clusters=clusters][,cores=cores][,threads=threads]\n"
> + " [,dies=dies][,clusters=clusters][,modules=modules][,cores=cores]\n"
> + " [,threads=threads][,l1d-cache=level][,l1i-cache=level][,l2-cache=level]\n"
burns more characters but I'd go with
l1d->cache=topo_level
As level for a cache has a totally different meaning!
> + " [,l3-cache=level]\n"
> " set the number of initial CPUs to 'n' [default=1]\n"
> " maxcpus= maximum number of total CPUs, including\n"
> " offline CPUs for hotplug, etc\n"
> @@ -290,9 +292,14 @@ DEF("smp", HAS_ARG, QEMU_OPTION_smp,
> " sockets= number of sockets in one book\n"
> " dies= number of dies in one socket\n"
> " clusters= number of clusters in one die\n"
> - " cores= number of cores in one cluster\n"
> + " modules= number of modules in one cluster\n"
> + " cores= number of cores in one module\n"
> " threads= number of threads in one core\n"
> - "Note: Different machines may have different subsets of the CPU topology\n"
> + " l1d-cache= topology level of L1 D-cache\n"
> + " l1i-cache= topology level of L1 I-cache\n"
> + " l2-cache= topology level of L2 cache\n"
> + " l3-cache= topology level of L3 cache\n"
> + "Note: Different machines may have different subsets of the CPU and cache topology\n"
>
> -smp 32,sockets=2,dies=2,modules=2,cores=2,threads=2,maxcpus=32
>
> + The following sub-option defines a CPU topology hierarchy (2 sockets
> + totally on the machine, 2 dies per socket, 2 modules per die, 2 cores per
> + module, 2 threads per core) with 3-level cache topology hierarchy (L1
> + D-cache per core, L1 I-cache per core, L2 cache per core and L3 cache per
> + die) for PC machines which support sockets/dies/modules/cores/threads.
> + Some members of the CPU topology option can be omitted but their values
> + will be automatically computed. Some members of the cache topology
> + option can also be omitted and target CPU will use the default topology.:
Given the default could be inconsistent I wonder if we should 'push' levels
up. So if L2 not defined it is set either to default of equal to max of
l1i and l1d level. L3 either default or same level as l2.
Won't always correspond to a sensible system so maybe just rejecting
cases where default isn't possible is the best plan. However I don't
see that verification as the checks on higher levels are gated on them
being specified.
> +
> + ::
> +
> + -smp 32,sockets=2,dies=2,modules=2,cores=2,threads=2,maxcpus=32,\
> + l1d-cache=core,l1i-cache=core,l2-cache=core,l3-cache=die
> +
> The following sub-option defines a CPU topology hierarchy (2 sockets
> totally on the machine, 2 clusters per socket, 2 cores per cluster,
> 2 threads per core) for ARM virt machines which support sockets/clusters
WARNING: multiple messages have this Message-ID (diff)
From: Jonathan Cameron via <qemu-devel@nongnu.org>
To: Zhao Liu <zhao1.liu@linux.intel.com>
Cc: "Daniel P . Berrangé" <berrange@redhat.com>,
"Eduardo Habkost" <eduardo@habkost.net>,
"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Yanan Wang" <wangyanan55@huawei.com>,
"Michael S . Tsirkin" <mst@redhat.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Richard Henderson" <richard.henderson@linaro.org>,
"Eric Blake" <eblake@redhat.com>,
"Markus Armbruster" <armbru@redhat.com>,
"Marcelo Tosatti" <mtosatti@redhat.com>,
"Alex Bennée" <alex.bennee@linaro.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Sia Jee Heng" <jeeheng.sia@starfivetech.com>,
qemu-devel@nongnu.org, kvm@vger.kernel.org,
qemu-riscv@nongnu.org, qemu-arm@nongnu.org,
"Zhenyu Wang" <zhenyu.z.wang@intel.com>,
"Dapeng Mi" <dapeng1.mi@linux.intel.com>,
"Yongwei Ma" <yongwei.ma@intel.com>,
"Zhao Liu" <zhao1.liu@intel.com>
Subject: Re: [RFC 8/8] qemu-options: Add the cache topology description of -smp
Date: Mon, 26 Feb 2024 15:47:34 +0000 [thread overview]
Message-ID: <20240226154734.00000d6e@Huawei.com> (raw)
In-Reply-To: <20240220092504.726064-9-zhao1.liu@linux.intel.com>
On Tue, 20 Feb 2024 17:25:04 +0800
Zhao Liu <zhao1.liu@linux.intel.com> wrote:
> From: Zhao Liu <zhao1.liu@intel.com>
>
> Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
Hi,
A trivial comment, but also a possibly more significant one about
whether the defaults are correctly verified.
Jonathan
> ---
> qemu-options.hx | 54 ++++++++++++++++++++++++++++++++++++++++++-------
> 1 file changed, 47 insertions(+), 7 deletions(-)
>
> diff --git a/qemu-options.hx b/qemu-options.hx
> index 70eaf3256685..85c78c99a3b0 100644
> --- a/qemu-options.hx
> +++ b/qemu-options.hx
> @@ -281,7 +281,9 @@ ERST
>
> DEF("smp", HAS_ARG, QEMU_OPTION_smp,
> "-smp [[cpus=]n][,maxcpus=maxcpus][,drawers=drawers][,books=books][,sockets=sockets]\n"
> - " [,dies=dies][,clusters=clusters][,cores=cores][,threads=threads]\n"
> + " [,dies=dies][,clusters=clusters][,modules=modules][,cores=cores]\n"
> + " [,threads=threads][,l1d-cache=level][,l1i-cache=level][,l2-cache=level]\n"
burns more characters but I'd go with
l1d->cache=topo_level
As level for a cache has a totally different meaning!
> + " [,l3-cache=level]\n"
> " set the number of initial CPUs to 'n' [default=1]\n"
> " maxcpus= maximum number of total CPUs, including\n"
> " offline CPUs for hotplug, etc\n"
> @@ -290,9 +292,14 @@ DEF("smp", HAS_ARG, QEMU_OPTION_smp,
> " sockets= number of sockets in one book\n"
> " dies= number of dies in one socket\n"
> " clusters= number of clusters in one die\n"
> - " cores= number of cores in one cluster\n"
> + " modules= number of modules in one cluster\n"
> + " cores= number of cores in one module\n"
> " threads= number of threads in one core\n"
> - "Note: Different machines may have different subsets of the CPU topology\n"
> + " l1d-cache= topology level of L1 D-cache\n"
> + " l1i-cache= topology level of L1 I-cache\n"
> + " l2-cache= topology level of L2 cache\n"
> + " l3-cache= topology level of L3 cache\n"
> + "Note: Different machines may have different subsets of the CPU and cache topology\n"
>
> -smp 32,sockets=2,dies=2,modules=2,cores=2,threads=2,maxcpus=32
>
> + The following sub-option defines a CPU topology hierarchy (2 sockets
> + totally on the machine, 2 dies per socket, 2 modules per die, 2 cores per
> + module, 2 threads per core) with 3-level cache topology hierarchy (L1
> + D-cache per core, L1 I-cache per core, L2 cache per core and L3 cache per
> + die) for PC machines which support sockets/dies/modules/cores/threads.
> + Some members of the CPU topology option can be omitted but their values
> + will be automatically computed. Some members of the cache topology
> + option can also be omitted and target CPU will use the default topology.:
Given the default could be inconsistent I wonder if we should 'push' levels
up. So if L2 not defined it is set either to default of equal to max of
l1i and l1d level. L3 either default or same level as l2.
Won't always correspond to a sensible system so maybe just rejecting
cases where default isn't possible is the best plan. However I don't
see that verification as the checks on higher levels are gated on them
being specified.
> +
> + ::
> +
> + -smp 32,sockets=2,dies=2,modules=2,cores=2,threads=2,maxcpus=32,\
> + l1d-cache=core,l1i-cache=core,l2-cache=core,l3-cache=die
> +
> The following sub-option defines a CPU topology hierarchy (2 sockets
> totally on the machine, 2 clusters per socket, 2 cores per cluster,
> 2 threads per core) for ARM virt machines which support sockets/clusters
next prev parent reply other threads:[~2024-02-26 15:47 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-02-20 9:24 [RFC 0/8] Introduce SMP Cache Topology Zhao Liu
2024-02-20 9:24 ` [RFC 1/8] hw/core: Rename CpuTopology to CPUTopology Zhao Liu
2024-02-20 9:24 ` [RFC 2/8] hw/core: Move CPU topology enumeration into arch-agnostic file Zhao Liu
2024-02-28 9:53 ` JeeHeng Sia
2024-02-29 4:46 ` Zhao Liu
2024-02-20 9:24 ` [RFC 3/8] hw/core: Define cache topology for machine Zhao Liu
2024-02-20 9:25 ` [RFC 4/8] hw/core: Add cache topology options in -smp Zhao Liu
2024-02-21 12:46 ` Markus Armbruster
2024-02-21 15:17 ` Zhao Liu
2024-02-26 15:39 ` Jonathan Cameron via
2024-02-26 15:39 ` Jonathan Cameron via
2024-02-26 15:39 ` Jonathan Cameron
2024-02-27 9:20 ` Zhao Liu
2024-02-27 9:12 ` Daniel P. Berrangé
2024-02-27 10:35 ` Zhao Liu
2024-02-27 10:51 ` Jonathan Cameron via
2024-02-27 10:51 ` Jonathan Cameron via
2024-02-27 10:51 ` Jonathan Cameron
2024-02-27 15:55 ` Zhao Liu
2024-02-28 5:38 ` JeeHeng Sia
2024-02-29 7:04 ` Zhao Liu
2024-02-20 9:25 ` [RFC 5/8] i386/cpu: Support thread and module level cache topology Zhao Liu
2024-02-20 9:25 ` [RFC 6/8] i386/cpu: Update cache topology with machine's configuration Zhao Liu
2024-02-28 9:45 ` JeeHeng Sia
2024-02-29 7:19 ` Zhao Liu
2024-02-20 9:25 ` [RFC 7/8] i386/pc: Support cache topology in -smp for PC machine Zhao Liu
2024-02-20 9:25 ` [RFC 8/8] qemu-options: Add the cache topology description of -smp Zhao Liu
2024-02-26 15:47 ` Jonathan Cameron via [this message]
2024-02-26 15:47 ` Jonathan Cameron via
2024-02-26 15:47 ` Jonathan Cameron
2024-02-27 16:17 ` Zhao Liu
2024-02-20 20:07 ` [RFC 0/8] Introduce SMP Cache Topology Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240226154734.00000d6e@Huawei.com \
--to=qemu-riscv@nongnu.org \
--cc=Jonathan.Cameron@Huawei.com \
--cc=alex.bennee@linaro.org \
--cc=armbru@redhat.com \
--cc=berrange@redhat.com \
--cc=dapeng1.mi@linux.intel.com \
--cc=eblake@redhat.com \
--cc=eduardo@habkost.net \
--cc=jeeheng.sia@starfivetech.com \
--cc=kvm@vger.kernel.org \
--cc=marcel.apfelbaum@gmail.com \
--cc=mst@redhat.com \
--cc=mtosatti@redhat.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=wangyanan55@huawei.com \
--cc=yongwei.ma@intel.com \
--cc=zhao1.liu@intel.com \
--cc=zhao1.liu@linux.intel.com \
--cc=zhenyu.z.wang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.