From: Sunil V L <sunilvl@ventanamicro.com>
To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
Alistair Francis <alistair.francis@wdc.com>,
Bin Meng <bmeng.cn@gmail.com>, Weiwei Li <liwei1518@gmail.com>,
Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
Andrew Jones <ajones@ventanamicro.com>,
Sunil V L <sunilvl@ventanamicro.com>
Subject: [PATCH 0/3] RISC-V: ACPI: Namespace updates
Date: Tue, 28 May 2024 13:01:00 +0530 [thread overview]
Message-ID: <20240528073103.1075812-1-sunilvl@ventanamicro.com> (raw)
This series adds few updates to RISC-V ACPI namespace for virt platform.
1) PCI Link devices need to be created outside the scope of the PCI root
complex to ensure correct probe ordering by the OS. This matches the
example given in ACPI spec as well.
2) Add PLIC and APLIC as platform devices as well to ensure probing
order as per BRS spec [1] requirement.
3) BRS spec requires RISC-V to use new ACPI ID for the generic UART. So,
update the HID of the UART.
[1] - https://github.com/riscv-non-isa/riscv-brs
Sunil V L (3):
gpex-acpi: Support PCI link devices outside the host bridge
hw/riscv/virt-acpi-build.c: Add namespace devices for PLIC and APLIC
hw/riscv/virt-acpi-build.c: Update the HID of RISC-V UART
hw/pci-host/gpex-acpi.c | 29 +++++++++++++++----
hw/riscv/virt-acpi-build.c | 57 +++++++++++++++++++++++++++++++++++---
include/hw/pci-host/gpex.h | 5 +++-
3 files changed, 81 insertions(+), 10 deletions(-)
--
2.40.1
next reply other threads:[~2024-05-28 7:31 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-05-28 7:31 Sunil V L [this message]
2024-05-28 7:31 ` [PATCH 1/3] gpex-acpi: Support PCI link devices outside the host bridge Sunil V L
2024-06-04 23:06 ` Alistair Francis
2024-06-05 8:23 ` Michael S. Tsirkin
2024-06-05 11:43 ` Sunil V L
2024-05-28 7:31 ` [PATCH 2/3] hw/riscv/virt-acpi-build.c: Add namespace devices for PLIC and APLIC Sunil V L
2024-06-04 23:08 ` Alistair Francis
2024-05-28 7:31 ` [PATCH 3/3] hw/riscv/virt-acpi-build.c: Update the HID of RISC-V UART Sunil V L
2024-06-04 23:09 ` Alistair Francis
2024-06-05 14:48 ` Igor Mammedov
2024-06-06 9:49 ` Sunil V L
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240528073103.1075812-1-sunilvl@ventanamicro.com \
--to=sunilvl@ventanamicro.com \
--cc=ajones@ventanamicro.com \
--cc=alistair.francis@wdc.com \
--cc=bmeng.cn@gmail.com \
--cc=dbarboza@ventanamicro.com \
--cc=liwei1518@gmail.com \
--cc=palmer@dabbelt.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.