From: kernel test robot <lkp@intel.com>
To: "Anand Moon" <linux.amoon@gmail.com>,
"Shawn Lin" <shawn.lin@rock-chips.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Rob Herring" <robh@kernel.org>,
"Bjorn Helgaas" <helgaas@kernel.org>,
"Heiko Stuebner" <heiko@sntech.de>,
"Philipp Zabel" <p.zabel@pengutronix.de>
Cc: oe-kbuild-all@lists.linux.dev, Anand Moon <linux.amoon@gmail.com>,
linux-pci@vger.kernel.org, linux-rockchip@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 2/3] PCI: rockchip: Simplify reset control handling by using reset_control_bulk*() function
Date: Thu, 20 Jun 2024 11:27:22 +0800 [thread overview]
Message-ID: <202406201156.PPCyjK8r-lkp@intel.com> (raw)
In-Reply-To: <20240618164133.223194-3-linux.amoon@gmail.com>
Hi Anand,
kernel test robot noticed the following build errors:
[auto build test ERROR on pci/next]
[also build test ERROR on pci/for-linus linus/master v6.10-rc4 next-20240619]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]
url: https://github.com/intel-lab-lkp/linux/commits/Anand-Moon/PCI-rockchip-Simplify-reset-control-handling-by-using-reset_control_bulk-function/20240619-014145
base: https://git.kernel.org/pub/scm/linux/kernel/git/pci/pci.git next
patch link: https://lore.kernel.org/r/20240618164133.223194-3-linux.amoon%40gmail.com
patch subject: [PATCH v1 2/3] PCI: rockchip: Simplify reset control handling by using reset_control_bulk*() function
config: arc-randconfig-001-20240620 (https://download.01.org/0day-ci/archive/20240620/202406201156.PPCyjK8r-lkp@intel.com/config)
compiler: arceb-elf-gcc (GCC) 13.2.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240620/202406201156.PPCyjK8r-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202406201156.PPCyjK8r-lkp@intel.com/
All errors (new ones prefixed by >>):
In file included from drivers/pci/controller/pcie-rockchip-ep.c:20:
>> drivers/pci/controller/pcie-rockchip.h:319:41: error: array type has incomplete element type 'struct reset_control_bulk_data'
319 | struct reset_control_bulk_data pm_rsts[ROCKCHIP_NUM_PM_RSTS];
| ^~~~~~~
drivers/pci/controller/pcie-rockchip.h:320:41: error: array type has incomplete element type 'struct reset_control_bulk_data'
320 | struct reset_control_bulk_data core_rsts[ROCKCHIP_NUM_CORE_RSTS];
| ^~~~~~~~~
drivers/pci/controller/pcie-rockchip.h:321:31: error: array type has incomplete element type 'struct clk_bulk_data'
321 | struct clk_bulk_data clks[ROCKCHIP_NUM_CLKS];
| ^~~~
vim +319 drivers/pci/controller/pcie-rockchip.h
313
314 struct rockchip_pcie {
315 void __iomem *reg_base; /* DT axi-base */
316 void __iomem *apb_base; /* DT apb-base */
317 bool legacy_phy;
318 struct phy *phys[MAX_LANE_NUM];
> 319 struct reset_control_bulk_data pm_rsts[ROCKCHIP_NUM_PM_RSTS];
320 struct reset_control_bulk_data core_rsts[ROCKCHIP_NUM_CORE_RSTS];
321 struct clk_bulk_data clks[ROCKCHIP_NUM_CLKS];
322 struct regulator *vpcie12v; /* 12V power supply */
323 struct regulator *vpcie3v3; /* 3.3V power supply */
324 struct regulator *vpcie1v8; /* 1.8V power supply */
325 struct regulator *vpcie0v9; /* 0.9V power supply */
326 struct gpio_desc *ep_gpio;
327 u32 lanes;
328 u8 lanes_map;
329 int link_gen;
330 struct device *dev;
331 struct irq_domain *irq_domain;
332 int offset;
333 void __iomem *msg_region;
334 phys_addr_t msg_bus_addr;
335 bool is_rc;
336 struct resource *mem_res;
337 };
338
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
WARNING: multiple messages have this Message-ID (diff)
From: kernel test robot <lkp@intel.com>
To: "Anand Moon" <linux.amoon@gmail.com>,
"Shawn Lin" <shawn.lin@rock-chips.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Rob Herring" <robh@kernel.org>,
"Bjorn Helgaas" <helgaas@kernel.org>,
"Heiko Stuebner" <heiko@sntech.de>,
"Philipp Zabel" <p.zabel@pengutronix.de>
Cc: oe-kbuild-all@lists.linux.dev, Anand Moon <linux.amoon@gmail.com>,
linux-pci@vger.kernel.org, linux-rockchip@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 2/3] PCI: rockchip: Simplify reset control handling by using reset_control_bulk*() function
Date: Thu, 20 Jun 2024 11:27:22 +0800 [thread overview]
Message-ID: <202406201156.PPCyjK8r-lkp@intel.com> (raw)
In-Reply-To: <20240618164133.223194-3-linux.amoon@gmail.com>
Hi Anand,
kernel test robot noticed the following build errors:
[auto build test ERROR on pci/next]
[also build test ERROR on pci/for-linus linus/master v6.10-rc4 next-20240619]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]
url: https://github.com/intel-lab-lkp/linux/commits/Anand-Moon/PCI-rockchip-Simplify-reset-control-handling-by-using-reset_control_bulk-function/20240619-014145
base: https://git.kernel.org/pub/scm/linux/kernel/git/pci/pci.git next
patch link: https://lore.kernel.org/r/20240618164133.223194-3-linux.amoon%40gmail.com
patch subject: [PATCH v1 2/3] PCI: rockchip: Simplify reset control handling by using reset_control_bulk*() function
config: arc-randconfig-001-20240620 (https://download.01.org/0day-ci/archive/20240620/202406201156.PPCyjK8r-lkp@intel.com/config)
compiler: arceb-elf-gcc (GCC) 13.2.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240620/202406201156.PPCyjK8r-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202406201156.PPCyjK8r-lkp@intel.com/
All errors (new ones prefixed by >>):
In file included from drivers/pci/controller/pcie-rockchip-ep.c:20:
>> drivers/pci/controller/pcie-rockchip.h:319:41: error: array type has incomplete element type 'struct reset_control_bulk_data'
319 | struct reset_control_bulk_data pm_rsts[ROCKCHIP_NUM_PM_RSTS];
| ^~~~~~~
drivers/pci/controller/pcie-rockchip.h:320:41: error: array type has incomplete element type 'struct reset_control_bulk_data'
320 | struct reset_control_bulk_data core_rsts[ROCKCHIP_NUM_CORE_RSTS];
| ^~~~~~~~~
drivers/pci/controller/pcie-rockchip.h:321:31: error: array type has incomplete element type 'struct clk_bulk_data'
321 | struct clk_bulk_data clks[ROCKCHIP_NUM_CLKS];
| ^~~~
vim +319 drivers/pci/controller/pcie-rockchip.h
313
314 struct rockchip_pcie {
315 void __iomem *reg_base; /* DT axi-base */
316 void __iomem *apb_base; /* DT apb-base */
317 bool legacy_phy;
318 struct phy *phys[MAX_LANE_NUM];
> 319 struct reset_control_bulk_data pm_rsts[ROCKCHIP_NUM_PM_RSTS];
320 struct reset_control_bulk_data core_rsts[ROCKCHIP_NUM_CORE_RSTS];
321 struct clk_bulk_data clks[ROCKCHIP_NUM_CLKS];
322 struct regulator *vpcie12v; /* 12V power supply */
323 struct regulator *vpcie3v3; /* 3.3V power supply */
324 struct regulator *vpcie1v8; /* 1.8V power supply */
325 struct regulator *vpcie0v9; /* 0.9V power supply */
326 struct gpio_desc *ep_gpio;
327 u32 lanes;
328 u8 lanes_map;
329 int link_gen;
330 struct device *dev;
331 struct irq_domain *irq_domain;
332 int offset;
333 void __iomem *msg_region;
334 phys_addr_t msg_bus_addr;
335 bool is_rc;
336 struct resource *mem_res;
337 };
338
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip
next prev parent reply other threads:[~2024-06-20 3:28 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20240618164133.223194-1-linux.amoon@gmail.com>
2024-06-18 16:41 ` [PATCH v1 1/3] PCI: rockchip: Simplify clock handling by using clk_bulk*() function Anand Moon
2024-06-18 16:41 ` Anand Moon
2024-06-20 0:54 ` kernel test robot
2024-06-20 0:54 ` kernel test robot
2024-06-20 2:15 ` Anand Moon
2024-06-20 2:15 ` Anand Moon
2024-06-20 17:31 ` kernel test robot
2024-06-20 17:31 ` kernel test robot
2024-06-18 16:41 ` [PATCH v1 2/3] PCI: rockchip: Simplify reset control handling by using reset_control_bulk*() function Anand Moon
2024-06-18 16:41 ` Anand Moon
2024-06-20 3:27 ` kernel test robot [this message]
2024-06-20 3:27 ` kernel test robot
2024-06-18 16:41 ` [PATCH v1 3/3] PCI: rockchip: refactor rockchip_pcie_disable_clocks function signature Anand Moon
2024-06-18 16:41 ` Anand Moon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202406201156.PPCyjK8r-lkp@intel.com \
--to=lkp@intel.com \
--cc=heiko@sntech.de \
--cc=helgaas@kernel.org \
--cc=kw@linux.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=linux.amoon@gmail.com \
--cc=lpieralisi@kernel.org \
--cc=oe-kbuild-all@lists.linux.dev \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=shawn.lin@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.