From: Jamin Lin via <qemu-arm@nongnu.org>
To: "Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Steven Lee" <steven_lee@aspeedtech.com>,
"Troy Lee" <leetroy@gmail.com>,
"Andrew Jeffery" <andrew@codeconstruct.com.au>,
"Joel Stanley" <joel@jms.id.au>,
"Alistair Francis" <alistair@alistair23.me>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>,
"open list:All patches CC here" <qemu-devel@nongnu.org>
Cc: <jamin_lin@aspeedtech.com>, <troy_lee@aspeedtech.com>,
<yunlin.tang@aspeedtech.com>
Subject: [PATCH v1 00/15] support ADC and I2C for AST2700
Date: Thu, 18 Jul 2024 14:49:10 +0800 [thread overview]
Message-ID: <20240718064925.1846074-1-jamin_lin@aspeedtech.com> (raw)
v1:
1. support ADC for AST2700
2. support I2C for AST2700
Jamin Lin (15):
aspeed/adc: Add AST2700 support
aspeed/soc: support ADC for AST2700
hw/i2c/aspeed: support to set the different memory size
hw/i2c/aspeed: support discontinuous register memory region of I2C bus
hw/i2c/aspeed: rename the I2C class pool attribute to share_pool
hw/i2c/aspeed: introduce a new bus pool buffer attribute in
AspeedI2Cbus
hw/i2c/aspeed: support discontinuous poll buffer memory region of I2C
bus
hw/i2c/aspeed: introduce a new dma_dram_offset attribute in
AspeedI2Cbus
hw/i2c/aspeed: Add AST2700 support
hw/i2c/aspeed: support Tx/Rx buffer 64 bits address
hw/i2c/aspeed: support high part dram offset for DMA 64 bits
aspeed/soc: introduce a new API to get the INTC orgate information
aspeed/soc: support I2C for AST2700
aspeed: fix coding style
aspeed: add tmp105 in i2c bus 0 for AST2700
hw/adc/aspeed_adc.c | 16 ++
hw/arm/aspeed.c | 31 +++-
hw/arm/aspeed_ast27x0.c | 65 +++++++
hw/i2c/aspeed_i2c.c | 340 ++++++++++++++++++++++++++++++------
include/hw/adc/aspeed_adc.h | 1 +
include/hw/i2c/aspeed_i2c.h | 34 ++--
6 files changed, 418 insertions(+), 69 deletions(-)
--
2.34.1
WARNING: multiple messages have this Message-ID (diff)
From: Jamin Lin via <qemu-devel@nongnu.org>
To: "Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Steven Lee" <steven_lee@aspeedtech.com>,
"Troy Lee" <leetroy@gmail.com>,
"Andrew Jeffery" <andrew@codeconstruct.com.au>,
"Joel Stanley" <joel@jms.id.au>,
"Alistair Francis" <alistair@alistair23.me>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>,
"open list:All patches CC here" <qemu-devel@nongnu.org>
Cc: <jamin_lin@aspeedtech.com>, <troy_lee@aspeedtech.com>,
<yunlin.tang@aspeedtech.com>
Subject: [PATCH v1 00/15] support ADC and I2C for AST2700
Date: Thu, 18 Jul 2024 14:49:10 +0800 [thread overview]
Message-ID: <20240718064925.1846074-1-jamin_lin@aspeedtech.com> (raw)
v1:
1. support ADC for AST2700
2. support I2C for AST2700
Jamin Lin (15):
aspeed/adc: Add AST2700 support
aspeed/soc: support ADC for AST2700
hw/i2c/aspeed: support to set the different memory size
hw/i2c/aspeed: support discontinuous register memory region of I2C bus
hw/i2c/aspeed: rename the I2C class pool attribute to share_pool
hw/i2c/aspeed: introduce a new bus pool buffer attribute in
AspeedI2Cbus
hw/i2c/aspeed: support discontinuous poll buffer memory region of I2C
bus
hw/i2c/aspeed: introduce a new dma_dram_offset attribute in
AspeedI2Cbus
hw/i2c/aspeed: Add AST2700 support
hw/i2c/aspeed: support Tx/Rx buffer 64 bits address
hw/i2c/aspeed: support high part dram offset for DMA 64 bits
aspeed/soc: introduce a new API to get the INTC orgate information
aspeed/soc: support I2C for AST2700
aspeed: fix coding style
aspeed: add tmp105 in i2c bus 0 for AST2700
hw/adc/aspeed_adc.c | 16 ++
hw/arm/aspeed.c | 31 +++-
hw/arm/aspeed_ast27x0.c | 65 +++++++
hw/i2c/aspeed_i2c.c | 340 ++++++++++++++++++++++++++++++------
include/hw/adc/aspeed_adc.h | 1 +
include/hw/i2c/aspeed_i2c.h | 34 ++--
6 files changed, 418 insertions(+), 69 deletions(-)
--
2.34.1
next reply other threads:[~2024-07-18 6:50 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-18 6:49 Jamin Lin via [this message]
2024-07-18 6:49 ` [PATCH v1 00/15] support ADC and I2C for AST2700 Jamin Lin via
2024-07-18 6:49 ` [PATCH v1 01/15] aspeed/adc: Add AST2700 support Jamin Lin via
2024-07-18 6:49 ` Jamin Lin via
2024-07-18 7:51 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 02/15] aspeed/soc: support ADC for AST2700 Jamin Lin via
2024-07-18 7:51 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 03/15] hw/i2c/aspeed: support to set the different memory size Jamin Lin via
2024-07-18 6:49 ` Jamin Lin via
2024-07-18 7:59 ` Cédric Le Goater
2024-07-18 9:42 ` Jamin Lin
2024-07-18 13:19 ` Cédric Le Goater
2024-07-19 1:11 ` Jamin Lin
2024-07-19 6:21 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 04/15] hw/i2c/aspeed: support discontinuous register memory region of I2C bus Jamin Lin via
2024-07-18 6:49 ` Jamin Lin via
2024-07-18 8:44 ` Cédric Le Goater
2024-07-18 9:44 ` Jamin Lin
2024-07-18 13:41 ` Cédric Le Goater
2024-07-26 6:00 ` Jamin Lin
2024-08-26 11:48 ` Cédric Le Goater
2024-08-27 1:09 ` 林建明
2024-07-18 6:49 ` [PATCH v1 05/15] hw/i2c/aspeed: rename the I2C class pool attribute to share_pool Jamin Lin via
2024-07-18 8:08 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 06/15] hw/i2c/aspeed: introduce a new bus pool buffer attribute in AspeedI2Cbus Jamin Lin via
2024-07-18 8:40 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 07/15] hw/i2c/aspeed: support discontinuous poll buffer memory region of I2C bus Jamin Lin via
2024-07-18 8:48 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 08/15] hw/i2c/aspeed: introduce a new dma_dram_offset attribute in AspeedI2Cbus Jamin Lin via
2024-07-18 6:49 ` Jamin Lin via
2024-07-19 9:03 ` Cédric Le Goater
2024-07-26 2:03 ` Jamin Lin
2024-07-18 6:49 ` [PATCH v1 09/15] hw/i2c/aspeed: Add AST2700 support Jamin Lin via
2024-07-18 6:49 ` Jamin Lin via
2024-07-18 8:51 ` Cédric Le Goater
2024-07-18 9:35 ` Jamin Lin
2024-07-18 6:49 ` [PATCH v1 10/15] hw/i2c/aspeed: support Tx/Rx buffer 64 bits address Jamin Lin via
2024-07-18 13:14 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 11/15] hw/i2c/aspeed: support high part dram offset for DMA 64 bits Jamin Lin via
2024-07-19 9:04 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 12/15] aspeed/soc: introduce a new API to get the INTC orgate information Jamin Lin via
2024-07-19 9:19 ` Cédric Le Goater
2024-07-26 6:35 ` Jamin Lin
2024-07-26 7:00 ` Jamin Lin
2024-07-18 6:49 ` [PATCH v1 13/15] aspeed/soc: support I2C for AST2700 Jamin Lin via
2024-07-18 6:49 ` Jamin Lin via
2024-07-18 6:49 ` [PATCH v1 14/15] aspeed: fix coding style Jamin Lin via
2024-07-18 6:49 ` Jamin Lin via
2024-07-18 8:53 ` Cédric Le Goater
2024-07-18 6:49 ` [PATCH v1 15/15] aspeed: add tmp105 in i2c bus 0 for AST2700 Jamin Lin via
2024-07-18 8:55 ` Cédric Le Goater
2024-07-18 9:33 ` Jamin Lin
2024-07-18 16:18 ` [PATCH v1 00/15] support ADC and I2C " Cédric Le Goater
2024-07-19 6:24 ` Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240718064925.1846074-1-jamin_lin@aspeedtech.com \
--to=qemu-arm@nongnu.org \
--cc=alistair@alistair23.me \
--cc=andrew@codeconstruct.com.au \
--cc=clg@kaod.org \
--cc=jamin_lin@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=leetroy@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=troy_lee@aspeedtech.com \
--cc=yunlin.tang@aspeedtech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.