All of lore.kernel.org
 help / color / mirror / Atom feed
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Cheng Ming Lin <linchengming884@gmail.com>
Cc: vigneshr@ti.com, linux-mtd@lists.infradead.org,
	linux-kernel@vger.kernel.org, richard@nod.at,
	alvinzhou@mxic.com.tw, leoyu@mxic.com.tw,
	Cheng Ming Lin <chengminglin@mxic.com.tw>
Subject: Re: [PATCH v3 1/1] mtd: spinand: Add flags for the Plane Select bit
Date: Wed, 28 Aug 2024 11:52:24 +0200	[thread overview]
Message-ID: <20240828115224.28ab48dc@xps-13> (raw)
In-Reply-To: <CAAyq3SbLATwXbDN6icx44cm8-PX+DrUvq2xiYor7bLn4wmfVrw@mail.gmail.com>

Hi Cheng,

> > > @@ -263,7 +266,7 @@ static const struct spinand_info macronix_spinand_table[] = {
> > >                    SPINAND_INFO_OP_VARIANTS(&read_cache_variants,
> > >                                             &write_cache_variants,
> > >                                             &update_cache_variants),
> > > -                  SPINAND_HAS_QE_BIT,
> > > +                  SPINAND_HAS_QE_BIT | SPINAND_HAS_PP_PLANE_SELECT_BIT,
> > >                    SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout,
> > >                                    mx35lf1ge4ab_ecc_get_status)),
> > >       SPINAND_INFO("MX35UF2G24AD-Z4I8",
> > > diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h
> > > index 5c19ead60499..cec451e7c71c 100644
> > > --- a/include/linux/mtd/spinand.h
> > > +++ b/include/linux/mtd/spinand.h
> > > @@ -312,6 +312,8 @@ struct spinand_ecc_info {
> > >
> > >  #define SPINAND_HAS_QE_BIT           BIT(0)
> > >  #define SPINAND_HAS_CR_FEAT_BIT              BIT(1)
> > > +#define SPINAND_HAS_PP_PLANE_SELECT_BIT              BIT(2)
> > > +#define SPINAND_HAS_READ_PLANE_SELECT_BIT            BIT(3)  
> >
> > Do you think we can have the PP plane select bit without the read plane
> > select bit? I'd use a single flag for now.  
> 
> Macronix serial NAND flash with a two-plane structure always requires
> the insertion of the Plane Select bit in the write_to_cache function. However,
> only the MX35{U,F}2G14AC and MX35LF2GE4AB require the insertion of the
> Plane Select bit in the read_from_cache function.
> 
> However, I have observed that for flash requiring the insertion of the
> Plane Select
> bit during the read_from_cache operation, the ECC strength is 4.
> 
> Can we use the ECC strength in conjunction with the
> SPINAND_HAS_PP_PLANE_SELECT_BIT flag to determine
> whether the Plane Select bit needs to be inserted during the
> read_from_cache operation?
> 
> This method cannot guarantee that a new flash witha two-plane
> structure requiring the insertion of the Plane Select bit will have
> an ECC strength of 4.
> 
> Based on the above points, I think we need to use two separate flags
> to handle these requirements effectively.

Indeed, please use two flags.

Thanks,
Miquèl

______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/

WARNING: multiple messages have this Message-ID (diff)
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Cheng Ming Lin <linchengming884@gmail.com>
Cc: vigneshr@ti.com, linux-mtd@lists.infradead.org,
	linux-kernel@vger.kernel.org, richard@nod.at,
	alvinzhou@mxic.com.tw, leoyu@mxic.com.tw,
	Cheng Ming Lin <chengminglin@mxic.com.tw>
Subject: Re: [PATCH v3 1/1] mtd: spinand: Add flags for the Plane Select bit
Date: Wed, 28 Aug 2024 11:52:24 +0200	[thread overview]
Message-ID: <20240828115224.28ab48dc@xps-13> (raw)
In-Reply-To: <CAAyq3SbLATwXbDN6icx44cm8-PX+DrUvq2xiYor7bLn4wmfVrw@mail.gmail.com>

Hi Cheng,

> > > @@ -263,7 +266,7 @@ static const struct spinand_info macronix_spinand_table[] = {
> > >                    SPINAND_INFO_OP_VARIANTS(&read_cache_variants,
> > >                                             &write_cache_variants,
> > >                                             &update_cache_variants),
> > > -                  SPINAND_HAS_QE_BIT,
> > > +                  SPINAND_HAS_QE_BIT | SPINAND_HAS_PP_PLANE_SELECT_BIT,
> > >                    SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout,
> > >                                    mx35lf1ge4ab_ecc_get_status)),
> > >       SPINAND_INFO("MX35UF2G24AD-Z4I8",
> > > diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h
> > > index 5c19ead60499..cec451e7c71c 100644
> > > --- a/include/linux/mtd/spinand.h
> > > +++ b/include/linux/mtd/spinand.h
> > > @@ -312,6 +312,8 @@ struct spinand_ecc_info {
> > >
> > >  #define SPINAND_HAS_QE_BIT           BIT(0)
> > >  #define SPINAND_HAS_CR_FEAT_BIT              BIT(1)
> > > +#define SPINAND_HAS_PP_PLANE_SELECT_BIT              BIT(2)
> > > +#define SPINAND_HAS_READ_PLANE_SELECT_BIT            BIT(3)  
> >
> > Do you think we can have the PP plane select bit without the read plane
> > select bit? I'd use a single flag for now.  
> 
> Macronix serial NAND flash with a two-plane structure always requires
> the insertion of the Plane Select bit in the write_to_cache function. However,
> only the MX35{U,F}2G14AC and MX35LF2GE4AB require the insertion of the
> Plane Select bit in the read_from_cache function.
> 
> However, I have observed that for flash requiring the insertion of the
> Plane Select
> bit during the read_from_cache operation, the ECC strength is 4.
> 
> Can we use the ECC strength in conjunction with the
> SPINAND_HAS_PP_PLANE_SELECT_BIT flag to determine
> whether the Plane Select bit needs to be inserted during the
> read_from_cache operation?
> 
> This method cannot guarantee that a new flash witha two-plane
> structure requiring the insertion of the Plane Select bit will have
> an ECC strength of 4.
> 
> Based on the above points, I think we need to use two separate flags
> to handle these requirements effectively.

Indeed, please use two flags.

Thanks,
Miquèl

  reply	other threads:[~2024-08-28  9:52 UTC|newest]

Thread overview: 12+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-08-28  6:21 [PATCH v3 0/1] Add support for two-plane serial NAND flash Cheng Ming Lin
2024-08-28  6:21 ` Cheng Ming Lin
2024-08-28  6:21 ` [PATCH v3 1/1] mtd: spinand: Add flags for the Plane Select bit Cheng Ming Lin
2024-08-28  6:21   ` Cheng Ming Lin
2024-08-28  7:47   ` Miquel Raynal
2024-08-28  7:47     ` Miquel Raynal
2024-08-28  9:01     ` Cheng Ming Lin
2024-08-28  9:01       ` Cheng Ming Lin
2024-08-28  9:52       ` Miquel Raynal [this message]
2024-08-28  9:52         ` Miquel Raynal
2024-08-28  9:59         ` Cheng Ming Lin
2024-08-28  9:59           ` Cheng Ming Lin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20240828115224.28ab48dc@xps-13 \
    --to=miquel.raynal@bootlin.com \
    --cc=alvinzhou@mxic.com.tw \
    --cc=chengminglin@mxic.com.tw \
    --cc=leoyu@mxic.com.tw \
    --cc=linchengming884@gmail.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mtd@lists.infradead.org \
    --cc=richard@nod.at \
    --cc=vigneshr@ti.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.