From: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
To: Zhao Liu <zhao1.liu@intel.com>
Cc: "Daniel P .\" =?ISO-8859-1?Q?Berrang=E9?= <berrange@redhat.com>,
Igor Mammedov <imammedo@redhat.com>,
Eduardo Habkost <eduardo@habkost.net>,
Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
Philippe =?ISO-8859-1?Q?Ma?= =?ISO-8859-1?Q?thieu-Daud=E9?=
<philmd@linaro.org>, Yanan Wang <wangyanan55@huawei.com>,
Michael S.Tsirkin <mst@redhat.com>,
Paolo Bonzini <pbonzini@redhat.com>,
Richard Henderson <richard.henderson@linaro.org>,
Eric Blake <eblake@redhat.com>,
Markus Armbruster <armbru@redhat.com>,
Marcelo Tosatti <mtosatti@redhat.com>,
Alex =?ISO-8859-1?Q?Benn=E9e?= <alex.bennee@linaro.org>,
Peter Maydell <peter.maydell@linaro.org>,
Sia Jee Heng <jeeheng.sia@starfivetech.com>,
Alireza Sanaee <alireza.sanaee@huawei.com>,
qemu-devel@nongnu.org, kvm@vger.kernel.org,
qemu-riscv@nongnu.org, qemu-arm@nongnu.org,
Zhenyu Wang <zhenyu.z.wang@intel.com>,
Dapeng Mi <dapeng1.mi@linux.intel.com>,
Yongwei Ma <yongwei.ma@intel.com>"@domain.invalid
Subject: Re: [PATCH v2 4/7] hw/core: Check smp cache topology support for machine
Date: Tue, 17 Sep 2024 09:56:12 +0100 [thread overview]
Message-ID: <20240917095612.00007b5a@Huawei.com> (raw)
In-Reply-To: <20240908125920.1160236-5-zhao1.liu@intel.com>
On Sun, 8 Sep 2024 20:59:17 +0800
Zhao Liu <zhao1.liu@intel.com> wrote:
> Add cache_supported flags in SMPCompatProps to allow machines to
> configure various caches support.
>
> And check the compatibility of the cache properties with the
> machine support in machine_parse_smp_cache().
>
> Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
> Tested-by: Yongwei Ma <yongwei.ma@intel.com>
Just a few trivial comments inline.
FWIW with or without those changes.
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> ---
> Changes since Patch v1:
> * Dropped machine_check_smp_cache_support() and did the check when
> -machine parses smp-cache in machine_parse_smp_cache().
>
> Changes since RFC v2:
> * Split as a separate commit to just include compatibility checking and
> topology checking.
> * Allow setting "default" topology level even though the cache
> isn't supported by machine. (Daniel)
> ---
> hw/core/machine-smp.c | 78 +++++++++++++++++++++++++++++++++++++++++++
> include/hw/boards.h | 3 ++
> 2 files changed, 81 insertions(+)
>
> diff --git a/hw/core/machine-smp.c b/hw/core/machine-smp.c
> index b517c3471d1a..9a281946762f 100644
> --- a/hw/core/machine-smp.c
> +++ b/hw/core/machine-smp.c
> @@ -261,10 +261,47 @@ void machine_parse_smp_config(MachineState *ms,
> bool machine_parse_smp_cache(MachineState *ms,
> const SmpCachePropertiesList *caches,
> Error **errp)
> {
> + MachineClass *mc = MACHINE_GET_CLASS(ms);
> const SmpCachePropertiesList *node;
> DECLARE_BITMAP(caches_bitmap, CACHE_LEVEL_AND_TYPE__MAX);
>
> @@ -293,6 +330,47 @@ bool machine_parse_smp_cache(MachineState *ms,
> }
> }
>
> + for (int i = 0; i < CACHE_LEVEL_AND_TYPE__MAX; i++) {
> + const SmpCacheProperties *props = &ms->smp_cache.props[i];
> +
> + /*
> + * Allow setting "default" topology level even though the cache
> + * isn't supported by machine.
I'd flip the comment as the condition is doing the opposite.
* Reject non "default" topology level if the cache isn't
* supported by the machine.
> + */
> + if (props->topology != CPU_TOPOLOGY_LEVEL_DEFAULT &&
> + !mc->smp_props.cache_supported[props->cache]) {
> + error_setg(errp,
> + "%s cache topology not supported by this machine",
> + CacheLevelAndType_str(node->value->cache));
> + return false;
> + }
> +
> + if (!machine_check_topo_support(ms, props->topology, errp)) {
> + return false;
> + }
> + }
> +
> + if (smp_cache_topo_cmp(&ms->smp_cache,
> + CACHE_LEVEL_AND_TYPE_L1D,
Short line wrap. Maybe combine the two lines above and similar
cases. Up to you though, I don't feel that strongly.
> + CACHE_LEVEL_AND_TYPE_L2) ||
> + smp_cache_topo_cmp(&ms->smp_cache,
> + CACHE_LEVEL_AND_TYPE_L1I,
> + CACHE_LEVEL_AND_TYPE_L2)) {
> + error_setg(errp,
> + "Invalid smp cache topology. "
> + "L2 cache topology level shouldn't be lower than L1 cache");
> + return false;
> + }
> +
> + if (smp_cache_topo_cmp(&ms->smp_cache,
> + CACHE_LEVEL_AND_TYPE_L2,
> + CACHE_LEVEL_AND_TYPE_L3)) {
> + error_setg(errp,
> + "Invalid smp cache topology. "
> + "L3 cache topology level shouldn't be lower than L2 cache");
> + return false;
> + }
> +
> return true;
> }
next prev parent reply other threads:[~2024-09-17 8:56 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-09-08 12:59 [PATCH v2 0/7] Introduce SMP Cache Topology Zhao Liu
2024-09-08 12:59 ` [PATCH v2 1/7] hw/core: Make CPU topology enumeration arch-agnostic Zhao Liu
2024-09-17 8:38 ` Jonathan Cameron
2024-09-08 12:59 ` [PATCH v2 2/7] qapi/qom: Define cache enumeration and properties Zhao Liu
2024-09-17 8:51 ` Jonathan Cameron
2024-10-07 10:48 ` Zhao Liu
2024-09-08 12:59 ` [PATCH v2 3/7] hw/core: Add smp cache topology for machine Zhao Liu
2024-09-17 9:00 ` Jonathan Cameron
2024-10-07 11:02 ` Zhao Liu
2024-09-08 12:59 ` [PATCH v2 4/7] hw/core: Check smp cache topology support " Zhao Liu
2024-09-17 8:56 ` Jonathan Cameron [this message]
2024-10-07 11:12 ` Zhao Liu
2024-10-08 8:57 ` Jonathan Cameron
2024-09-08 12:59 ` [PATCH v2 5/7] i386/cpu: Support thread and module level cache topology Zhao Liu
2024-09-17 9:05 ` Jonathan Cameron
2024-10-07 11:24 ` Zhao Liu
2024-09-08 12:59 ` [PATCH v2 6/7] i386/cpu: Update cache topology with machine's configuration Zhao Liu
2024-09-11 10:00 ` Alireza Sanaee
2024-10-07 10:21 ` Zhao Liu
2024-09-17 9:06 ` Jonathan Cameron
2024-10-07 11:25 ` Zhao Liu
2024-09-08 12:59 ` [PATCH v2 7/7] i386/pc: Support cache topology in -machine for PC machine Zhao Liu
2024-09-17 9:16 ` Jonathan Cameron
2024-10-07 11:53 ` Zhao Liu
2024-09-10 18:23 ` [PATCH v2 0/7] Introduce SMP Cache Topology Michael S. Tsirkin
2024-12-17 14:23 ` Alireza Sanaee
2024-12-17 14:23 ` Alireza Sanaee via
2024-12-17 14:23 ` Alireza Sanaee via
2024-12-17 16:20 ` Zhao Liu
2024-12-17 17:21 ` Alireza Sanaee
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240917095612.00007b5a@Huawei.com \
--to=jonathan.cameron@huawei.com \
--cc="Daniel P .\" =?ISO-8859-1?Q?Berrang=E9?= <berrange@redhat.com>, Igor Mammedov <imammedo@redhat.com>, Eduardo Habkost <eduardo@habkost.net>, Marcel Apfelbaum <marcel.apfelbaum@gmail.com>, Philippe =?ISO-8859-1?Q?Ma?= =?ISO-8859-1?Q?thieu-Daud=E9?= <philmd@linaro.org>, Yanan Wang <wangyanan55@huawei.com>, Michael S.Tsirkin <mst@redhat.com>, Paolo Bonzini <pbonzini@redhat.com>, Richard Henderson <richard.henderson@linaro.org>, Eric Blake <eblake@redhat.com>, Markus Armbruster <armbru@redhat.com>, Marcelo Tosatti <mtosatti@redhat.com>, Alex =?ISO-8859-1?Q?Benn=E9e?= <alex.bennee@linaro.org>, Peter Maydell <peter.maydell@linaro.org>, Sia Jee Heng <jeeheng.sia@starfivetech.com>, Alireza Sanaee <alireza.sanaee@huawei.com>, qemu-devel@nongnu.org, kvm@vger.kernel.org, qemu-riscv@nongnu.org, qemu-arm@nongnu.org, Zhenyu Wang <zhenyu.z.wang@intel.com>, Dapeng Mi <dapeng1.mi@linux.intel.com>, Yongwei Ma <yongwei.ma@intel.com>"@domain.invalid \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.