From: Rob Herring <robh@kernel.org>
To: Chen Wang <unicornxw@gmail.com>
Cc: kw@linux.com, u.kleine-koenig@baylibre.com,
aou@eecs.berkeley.edu, arnd@arndb.de, bhelgaas@google.com,
unicorn_wang@outlook.com, conor+dt@kernel.org, guoren@kernel.org,
inochiama@outlook.com, krzk+dt@kernel.org, lee@kernel.org,
lpieralisi@kernel.org, manivannan.sadhasivam@linaro.org,
palmer@dabbelt.com, paul.walmsley@sifive.com,
pbrobinson@gmail.com, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
linux-riscv@lists.infradead.org, chao.wei@sophgo.com,
xiaoguang.xing@sophgo.com, fengchun.li@sophgo.com
Subject: Re: [PATCH 1/5] dt-bindings: pci: Add Sophgo SG2042 PCIe host
Date: Tue, 12 Nov 2024 09:59:13 -0600 [thread overview]
Message-ID: <20241112155913.GA973575-robh@kernel.org> (raw)
In-Reply-To: <1edbed1276a459a144f0cb0815859a1eb40bfcbf.1731303328.git.unicorn_wang@outlook.com>
On Mon, Nov 11, 2024 at 01:59:37PM +0800, Chen Wang wrote:
> From: Chen Wang <unicorn_wang@outlook.com>
>
> Add binding for Sophgo SG2042 PCIe host controller.
>
> Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
> ---
> .../bindings/pci/sophgo,sg2042-pcie-host.yaml | 88 +++++++++++++++++++
> 1 file changed, 88 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pci/sophgo,sg2042-pcie-host.yaml
>
> diff --git a/Documentation/devicetree/bindings/pci/sophgo,sg2042-pcie-host.yaml b/Documentation/devicetree/bindings/pci/sophgo,sg2042-pcie-host.yaml
> new file mode 100644
> index 000000000000..d4d2232f354f
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pci/sophgo,sg2042-pcie-host.yaml
> @@ -0,0 +1,88 @@
> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/pci/sophgo,sg2042-pcie-host.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Sophgo SG2042 PCIe Host (Cadence PCIe Wrapper)
> +
> +description: |+
Don't need '|+'
> + Sophgo SG2042 PCIe host controller is based on the Cadence PCIe core.
> + It shares common features with the PCIe core and inherits common properties
> + defined in Documentation/devicetree/bindings/pci/cdns-pcie-host.yaml.
That's clear from the $ref. No need to say that in prose.
> +
> +maintainers:
> + - Chen Wang <unicorn_wang@outlook.com>
> +
> +properties:
> + compatible:
> + const: sophgo,sg2042-pcie-host
> +
> + reg:
> + maxItems: 2
> +
> + reg-names:
> + items:
> + - const: reg
> + - const: cfg
> +
> + sophgo,syscon-pcie-ctrl:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description: Phandle to the SYSCON entry
Please describe what you need to access.
> +
> + sophgo,link-id:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description: Cadence IP link ID.
Is this an index or related to the syscon? Nak for the former, use
linux,pci-domain. For the latter, add an arg to sophgo,syscon-pcie-ctrl.
> +
> + sophgo,internal-msi:
> + $ref: /schemas/types.yaml#/definitions/flag
> + description: Identifies whether the PCIE node uses internal MSI controller.
Wouldn't 'msi-parent' work for this purpose?
> +
> + vendor-id:
> + const: 0x1f1c
> +
> + device-id:
> + const: 0x2042
> +
> + interrupts:
> + maxItems: 1
> +
> + interrupt-names:
> + const: msi
> +
> +allOf:
> + - $ref: cdns-pcie-host.yaml#
> +
> +required:
> + - compatible
> + - reg
> + - reg-names
> + - sophgo,syscon-pcie-ctrl
> + - sophgo,link-id
> + - vendor-id
> + - device-id
> + - ranges
ranges is already required in the common schemas.
> +
> +additionalProperties: true
> +
> +examples:
> + - |
> + pcie@62000000 {
> + compatible = "sophgo,sg2042-pcie-host";
> + device_type = "pci";
> + reg = <0x62000000 0x00800000>,
> + <0x48000000 0x00001000>;
> + reg-names = "reg", "cfg";
> + #address-cells = <3>;
> + #size-cells = <2>;
> + ranges = <0x81000000 0 0x00000000 0xde000000 0 0x00010000>,
> + <0x82000000 0 0xd0400000 0xd0400000 0 0x0d000000>;
> + bus-range = <0x80 0xbf>;
> + vendor-id = <0x1f1c>;
> + device-id = <0x2042>;
> + cdns,no-bar-match-nbits = <48>;
> + sophgo,link-id = <0>;
> + sophgo,syscon-pcie-ctrl = <&cdns_pcie1_ctrl>;
> + sophgo,internal-msi;
> + interrupt-parent = <&intc>;
> + };
> --
> 2.34.1
>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Chen Wang <unicornxw@gmail.com>
Cc: kw@linux.com, u.kleine-koenig@baylibre.com,
aou@eecs.berkeley.edu, arnd@arndb.de, bhelgaas@google.com,
unicorn_wang@outlook.com, conor+dt@kernel.org, guoren@kernel.org,
inochiama@outlook.com, krzk+dt@kernel.org, lee@kernel.org,
lpieralisi@kernel.org, manivannan.sadhasivam@linaro.org,
palmer@dabbelt.com, paul.walmsley@sifive.com,
pbrobinson@gmail.com, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
linux-riscv@lists.infradead.org, chao.wei@sophgo.com,
xiaoguang.xing@sophgo.com, fengchun.li@sophgo.com
Subject: Re: [PATCH 1/5] dt-bindings: pci: Add Sophgo SG2042 PCIe host
Date: Tue, 12 Nov 2024 09:59:13 -0600 [thread overview]
Message-ID: <20241112155913.GA973575-robh@kernel.org> (raw)
In-Reply-To: <1edbed1276a459a144f0cb0815859a1eb40bfcbf.1731303328.git.unicorn_wang@outlook.com>
On Mon, Nov 11, 2024 at 01:59:37PM +0800, Chen Wang wrote:
> From: Chen Wang <unicorn_wang@outlook.com>
>
> Add binding for Sophgo SG2042 PCIe host controller.
>
> Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
> ---
> .../bindings/pci/sophgo,sg2042-pcie-host.yaml | 88 +++++++++++++++++++
> 1 file changed, 88 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pci/sophgo,sg2042-pcie-host.yaml
>
> diff --git a/Documentation/devicetree/bindings/pci/sophgo,sg2042-pcie-host.yaml b/Documentation/devicetree/bindings/pci/sophgo,sg2042-pcie-host.yaml
> new file mode 100644
> index 000000000000..d4d2232f354f
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pci/sophgo,sg2042-pcie-host.yaml
> @@ -0,0 +1,88 @@
> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/pci/sophgo,sg2042-pcie-host.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Sophgo SG2042 PCIe Host (Cadence PCIe Wrapper)
> +
> +description: |+
Don't need '|+'
> + Sophgo SG2042 PCIe host controller is based on the Cadence PCIe core.
> + It shares common features with the PCIe core and inherits common properties
> + defined in Documentation/devicetree/bindings/pci/cdns-pcie-host.yaml.
That's clear from the $ref. No need to say that in prose.
> +
> +maintainers:
> + - Chen Wang <unicorn_wang@outlook.com>
> +
> +properties:
> + compatible:
> + const: sophgo,sg2042-pcie-host
> +
> + reg:
> + maxItems: 2
> +
> + reg-names:
> + items:
> + - const: reg
> + - const: cfg
> +
> + sophgo,syscon-pcie-ctrl:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description: Phandle to the SYSCON entry
Please describe what you need to access.
> +
> + sophgo,link-id:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description: Cadence IP link ID.
Is this an index or related to the syscon? Nak for the former, use
linux,pci-domain. For the latter, add an arg to sophgo,syscon-pcie-ctrl.
> +
> + sophgo,internal-msi:
> + $ref: /schemas/types.yaml#/definitions/flag
> + description: Identifies whether the PCIE node uses internal MSI controller.
Wouldn't 'msi-parent' work for this purpose?
> +
> + vendor-id:
> + const: 0x1f1c
> +
> + device-id:
> + const: 0x2042
> +
> + interrupts:
> + maxItems: 1
> +
> + interrupt-names:
> + const: msi
> +
> +allOf:
> + - $ref: cdns-pcie-host.yaml#
> +
> +required:
> + - compatible
> + - reg
> + - reg-names
> + - sophgo,syscon-pcie-ctrl
> + - sophgo,link-id
> + - vendor-id
> + - device-id
> + - ranges
ranges is already required in the common schemas.
> +
> +additionalProperties: true
> +
> +examples:
> + - |
> + pcie@62000000 {
> + compatible = "sophgo,sg2042-pcie-host";
> + device_type = "pci";
> + reg = <0x62000000 0x00800000>,
> + <0x48000000 0x00001000>;
> + reg-names = "reg", "cfg";
> + #address-cells = <3>;
> + #size-cells = <2>;
> + ranges = <0x81000000 0 0x00000000 0xde000000 0 0x00010000>,
> + <0x82000000 0 0xd0400000 0xd0400000 0 0x0d000000>;
> + bus-range = <0x80 0xbf>;
> + vendor-id = <0x1f1c>;
> + device-id = <0x2042>;
> + cdns,no-bar-match-nbits = <48>;
> + sophgo,link-id = <0>;
> + sophgo,syscon-pcie-ctrl = <&cdns_pcie1_ctrl>;
> + sophgo,internal-msi;
> + interrupt-parent = <&intc>;
> + };
> --
> 2.34.1
>
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2024-11-12 15:59 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-11-11 5:59 [PATCH 0/5] Add PCIe support to Sophgo SG2042 SoC Chen Wang
2024-11-11 5:59 ` Chen Wang
2024-11-11 5:59 ` [PATCH 1/5] dt-bindings: pci: Add Sophgo SG2042 PCIe host Chen Wang
2024-11-11 5:59 ` Chen Wang
2024-11-12 15:59 ` Rob Herring [this message]
2024-11-12 15:59 ` Rob Herring
2024-11-14 2:51 ` Chen Wang
2024-11-14 2:51 ` Chen Wang
2024-11-11 5:59 ` [PATCH 2/5] PCI: sg2042: Add Sophgo SG2042 PCIe driver Chen Wang
2024-11-11 5:59 ` Chen Wang
2024-11-11 11:29 ` kernel test robot
2024-11-11 11:29 ` kernel test robot
2024-11-12 21:20 ` Bjorn Helgaas
2024-11-12 21:20 ` Bjorn Helgaas
2024-11-29 9:51 ` Chen Wang
2024-11-29 9:51 ` Chen Wang
2024-11-29 19:50 ` Bjorn Helgaas
2024-11-29 19:50 ` Bjorn Helgaas
2024-12-02 1:13 ` Chen Wang
2024-12-02 1:13 ` Chen Wang
2024-11-11 6:00 ` [PATCH 3/5] dt-bindings: mfd: syscon: Add sg2042 pcie ctrl compatible Chen Wang
2024-11-11 6:00 ` Chen Wang
2024-11-12 15:59 ` Rob Herring (Arm)
2024-11-12 15:59 ` Rob Herring (Arm)
2024-11-11 6:00 ` [PATCH 4/5] riscv: sophgo: dts: add pcie controllers for SG2042 Chen Wang
2024-11-11 6:00 ` Chen Wang
2024-11-11 6:00 ` [PATCH 5/5] riscv: sophgo: dts: enable pcie for PioneerBox Chen Wang
2024-11-11 6:00 ` Chen Wang
-- strict thread matches above, loose matches on Subject: below --
2025-08-28 2:15 [PATCH 0/5] Add PCIe support to Sophgo SG2042 SoC Chen Wang
2025-08-28 2:16 ` [PATCH 1/5] dt-bindings: pci: Add Sophgo SG2042 PCIe host Chen Wang
2025-08-28 2:16 ` Chen Wang
2025-08-29 17:13 ` Rob Herring (Arm)
2025-08-29 17:13 ` Rob Herring (Arm)
2025-08-31 4:47 ` Manivannan Sadhasivam
2025-08-31 4:47 ` Manivannan Sadhasivam
2025-09-01 6:17 ` Chen Wang
2025-09-01 6:17 ` Chen Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241112155913.GA973575-robh@kernel.org \
--to=robh@kernel.org \
--cc=aou@eecs.berkeley.edu \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=chao.wei@sophgo.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fengchun.li@sophgo.com \
--cc=guoren@kernel.org \
--cc=inochiama@outlook.com \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=lee@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=pbrobinson@gmail.com \
--cc=u.kleine-koenig@baylibre.com \
--cc=unicorn_wang@outlook.com \
--cc=unicornxw@gmail.com \
--cc=xiaoguang.xing@sophgo.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.