From: Conor Dooley <conor@kernel.org>
To: Inochi Amaoto <inochiama@gmail.com>
Cc: "Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
"Rob Herring" <robh@kernel.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Chen Wang" <unicorn_wang@outlook.com>,
"Philipp Zabel" <p.zabel@pengutronix.de>,
"Paul Walmsley" <paul.walmsley@sifive.com>,
"Palmer Dabbelt" <palmer@dabbelt.com>,
"Albert Ou" <aou@eecs.berkeley.edu>,
"Niklas Cassel" <cassel@kernel.org>,
"Shashank Babu Chinta Venkata" <quic_schintav@quicinc.com>,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
sophgo@lists.linux.dev, linux-kernel@vger.kernel.org,
linux-riscv@lists.infradead.org, "Yixun Lan" <dlan@gentoo.org>,
"Longbin Li" <looong.bin@gmail.com>
Subject: Re: [PATCH 1/2] dt-bindings: pci: Add Sophgo SG2044 PCIe host
Date: Mon, 24 Feb 2025 18:54:51 +0000 [thread overview]
Message-ID: <20250224-enable-progress-e3a47fdb625c@spud> (raw)
In-Reply-To: <2egxw3r63cbsygpwqaltp4jjlkuwoh4rkwpgv4haj4sgz5sked@vkotadyk4g6y>
[-- Attachment #1: Type: text/plain, Size: 2959 bytes --]
On Sat, Feb 22, 2025 at 08:34:10AM +0800, Inochi Amaoto wrote:
> On Fri, Feb 21, 2025 at 05:01:41PM +0000, Conor Dooley wrote:
> > On Fri, Feb 21, 2025 at 09:37:55AM +0800, Inochi Amaoto wrote:
> > > The pcie controller on the SG2044 is designware based with
> > > custom app registers.
> > >
> > > Add binding document for SG2044 PCIe host controller.
> > >
> > > Signed-off-by: Inochi Amaoto <inochiama@gmail.com>
> > > ---
> > > .../bindings/pci/sophgo,sg2044-pcie.yaml | 125 ++++++++++++++++++
> > > 1 file changed, 125 insertions(+)
> > > create mode 100644 Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml
> > >
> > > diff --git a/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml b/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml
> > > new file mode 100644
> > > index 000000000000..040dabe905e0
> > > --- /dev/null
> > > +++ b/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml
> > > @@ -0,0 +1,125 @@
> > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > > +%YAML 1.2
> > > +---
> > > +$id: http://devicetree.org/schemas/pci/sophgo,sg2044-pcie.yaml#
> > > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > > +
> > > +title: DesignWare based PCIe Root Complex controller on Sophgo SoCs
> > > +
> > > +maintainers:
> > > + - Inochi Amaoto <inochiama@gmail.com>
> > > +
> > > +description: |+
> > > + SG2044 SoC PCIe Root Complex controller is based on the Synopsys DesignWare
> > > + PCIe IP and thus inherits all the common properties defined in
> > > + snps,dw-pcie.yaml.
> > > +
> > > +allOf:
> > > + - $ref: /schemas/pci/pci-host-bridge.yaml#
> > > + - $ref: /schemas/pci/snps,dw-pcie.yaml#
> > > +
> > > +properties:
> > > + compatible:
> > > + const: sophgo,sg2044-pcie
> > > +
> > > + reg:
> > > + items:
> > > + - description: Data Bus Interface (DBI) registers
> > > + - description: iATU registers
> > > + - description: Config registers
> > > + - description: Sophgo designed configuration registers
> > > +
> > > + reg-names:
> > > + items:
> > > + - const: dbi
> > > + - const: atu
> > > + - const: config
> > > + - const: app
> > > +
> > > + clocks:
> > > + items:
> > > + - description: core clk
> > > +
> > > + clock-names:
> > > + items:
> > > + - const: core
> > > +
> > > + dma-coherent: true
> >
> > Why's this here? RISC-V is dma-coherent by default, with dma-noncoherent
> > used to indicate systems/devices that are not.
>
> The PCIe is dma coherent, but the SoC itself is marked as
> dma-noncoherent.
By "the SoC itself", do you mean that the bus that this device is on is
marked as dma-noncoherent? IMO, that should not be done if there are
devices on it that are coherent.
> So I add dma-coherent to the binding. I
> wonder whether dma-coherent is necessary even in this case?
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
WARNING: multiple messages have this Message-ID (diff)
From: Conor Dooley <conor@kernel.org>
To: Inochi Amaoto <inochiama@gmail.com>
Cc: "Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
"Rob Herring" <robh@kernel.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Chen Wang" <unicorn_wang@outlook.com>,
"Philipp Zabel" <p.zabel@pengutronix.de>,
"Paul Walmsley" <paul.walmsley@sifive.com>,
"Palmer Dabbelt" <palmer@dabbelt.com>,
"Albert Ou" <aou@eecs.berkeley.edu>,
"Niklas Cassel" <cassel@kernel.org>,
"Shashank Babu Chinta Venkata" <quic_schintav@quicinc.com>,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
sophgo@lists.linux.dev, linux-kernel@vger.kernel.org,
linux-riscv@lists.infradead.org, "Yixun Lan" <dlan@gentoo.org>,
"Longbin Li" <looong.bin@gmail.com>
Subject: Re: [PATCH 1/2] dt-bindings: pci: Add Sophgo SG2044 PCIe host
Date: Mon, 24 Feb 2025 18:54:51 +0000 [thread overview]
Message-ID: <20250224-enable-progress-e3a47fdb625c@spud> (raw)
In-Reply-To: <2egxw3r63cbsygpwqaltp4jjlkuwoh4rkwpgv4haj4sgz5sked@vkotadyk4g6y>
[-- Attachment #1.1: Type: text/plain, Size: 2959 bytes --]
On Sat, Feb 22, 2025 at 08:34:10AM +0800, Inochi Amaoto wrote:
> On Fri, Feb 21, 2025 at 05:01:41PM +0000, Conor Dooley wrote:
> > On Fri, Feb 21, 2025 at 09:37:55AM +0800, Inochi Amaoto wrote:
> > > The pcie controller on the SG2044 is designware based with
> > > custom app registers.
> > >
> > > Add binding document for SG2044 PCIe host controller.
> > >
> > > Signed-off-by: Inochi Amaoto <inochiama@gmail.com>
> > > ---
> > > .../bindings/pci/sophgo,sg2044-pcie.yaml | 125 ++++++++++++++++++
> > > 1 file changed, 125 insertions(+)
> > > create mode 100644 Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml
> > >
> > > diff --git a/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml b/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml
> > > new file mode 100644
> > > index 000000000000..040dabe905e0
> > > --- /dev/null
> > > +++ b/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml
> > > @@ -0,0 +1,125 @@
> > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > > +%YAML 1.2
> > > +---
> > > +$id: http://devicetree.org/schemas/pci/sophgo,sg2044-pcie.yaml#
> > > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > > +
> > > +title: DesignWare based PCIe Root Complex controller on Sophgo SoCs
> > > +
> > > +maintainers:
> > > + - Inochi Amaoto <inochiama@gmail.com>
> > > +
> > > +description: |+
> > > + SG2044 SoC PCIe Root Complex controller is based on the Synopsys DesignWare
> > > + PCIe IP and thus inherits all the common properties defined in
> > > + snps,dw-pcie.yaml.
> > > +
> > > +allOf:
> > > + - $ref: /schemas/pci/pci-host-bridge.yaml#
> > > + - $ref: /schemas/pci/snps,dw-pcie.yaml#
> > > +
> > > +properties:
> > > + compatible:
> > > + const: sophgo,sg2044-pcie
> > > +
> > > + reg:
> > > + items:
> > > + - description: Data Bus Interface (DBI) registers
> > > + - description: iATU registers
> > > + - description: Config registers
> > > + - description: Sophgo designed configuration registers
> > > +
> > > + reg-names:
> > > + items:
> > > + - const: dbi
> > > + - const: atu
> > > + - const: config
> > > + - const: app
> > > +
> > > + clocks:
> > > + items:
> > > + - description: core clk
> > > +
> > > + clock-names:
> > > + items:
> > > + - const: core
> > > +
> > > + dma-coherent: true
> >
> > Why's this here? RISC-V is dma-coherent by default, with dma-noncoherent
> > used to indicate systems/devices that are not.
>
> The PCIe is dma coherent, but the SoC itself is marked as
> dma-noncoherent.
By "the SoC itself", do you mean that the bus that this device is on is
marked as dma-noncoherent? IMO, that should not be done if there are
devices on it that are coherent.
> So I add dma-coherent to the binding. I
> wonder whether dma-coherent is necessary even in this case?
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
[-- Attachment #2: Type: text/plain, Size: 161 bytes --]
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2025-02-24 18:54 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-21 1:37 [PATCH 0/2] riscv: sophgo Add PCIe support to Sophgo SG2044 SoC Inochi Amaoto
2025-02-21 1:37 ` Inochi Amaoto
2025-02-21 1:37 ` [PATCH 1/2] dt-bindings: pci: Add Sophgo SG2044 PCIe host Inochi Amaoto
2025-02-21 1:37 ` Inochi Amaoto
2025-02-21 17:01 ` Conor Dooley
2025-02-21 17:01 ` Conor Dooley
2025-02-22 0:34 ` Inochi Amaoto
2025-02-22 0:34 ` Inochi Amaoto
2025-02-24 18:54 ` Conor Dooley [this message]
2025-02-24 18:54 ` Conor Dooley
2025-02-24 23:48 ` Inochi Amaoto
2025-02-24 23:48 ` Inochi Amaoto
2025-02-25 23:35 ` Conor Dooley
2025-02-25 23:35 ` Conor Dooley
2025-02-28 6:34 ` Inochi Amaoto
2025-02-28 6:34 ` Inochi Amaoto
2025-02-28 8:46 ` Inochi Amaoto
2025-02-28 8:46 ` Inochi Amaoto
2025-02-28 9:20 ` Inochi Amaoto
2025-02-28 9:20 ` Inochi Amaoto
2025-03-03 17:04 ` Conor Dooley
2025-03-03 17:04 ` Conor Dooley
2025-03-04 0:36 ` Inochi Amaoto
2025-03-04 0:36 ` Inochi Amaoto
2025-03-05 4:43 ` Inochi Amaoto
2025-03-05 4:43 ` Inochi Amaoto
2025-03-05 16:32 ` Conor Dooley
2025-03-05 16:32 ` Conor Dooley
2025-02-21 1:37 ` [PATCH 2/2] PCI: sophgo-dwc: Add Sophgo SG2044 PCIe driver Inochi Amaoto
2025-02-21 1:37 ` Inochi Amaoto
2025-02-21 9:07 ` Philipp Zabel
2025-02-21 9:07 ` Philipp Zabel
2025-02-22 0:30 ` Inochi Amaoto
2025-02-22 0:30 ` Inochi Amaoto
2025-02-21 23:49 ` Bjorn Helgaas
2025-02-21 23:49 ` Bjorn Helgaas
2025-02-22 0:43 ` Inochi Amaoto
2025-02-22 0:43 ` Inochi Amaoto
2025-02-24 19:47 ` Bjorn Helgaas
2025-02-24 19:47 ` Bjorn Helgaas
2025-02-24 23:39 ` Inochi Amaoto
2025-02-24 23:39 ` Inochi Amaoto
-- strict thread matches above, loose matches on Subject: below --
2025-03-04 7:12 [PATCH 0/2] riscv: sophgo Add PCIe support to Sophgo SG2044 SoC Inochi Amaoto
2025-03-04 7:12 ` [PATCH 1/2] dt-bindings: pci: Add Sophgo SG2044 PCIe host Inochi Amaoto
2025-03-04 7:12 ` Inochi Amaoto
2025-03-04 15:10 ` Rob Herring
2025-03-04 15:10 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250224-enable-progress-e3a47fdb625c@spud \
--to=conor@kernel.org \
--cc=aou@eecs.berkeley.edu \
--cc=bhelgaas@google.com \
--cc=cassel@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dlan@gentoo.org \
--cc=inochiama@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=looong.bin@gmail.com \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=p.zabel@pengutronix.de \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=quic_schintav@quicinc.com \
--cc=robh@kernel.org \
--cc=sophgo@lists.linux.dev \
--cc=unicorn_wang@outlook.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.