All of lore.kernel.org
 help / color / mirror / Atom feed
From: Conor Dooley <conor@kernel.org>
To: soc@kernel.org
Cc: conor@kernel.org, linux-riscv@lists.infradead.org
Subject: [GIT PULL 3/3] RISC-V Devicetrees for v6.16
Date: Fri, 16 May 2025 12:01:39 +0100	[thread overview]
Message-ID: <20250516-gap-exploring-f8f516ab4e1c@spud> (raw)


[-- Attachment #1.1: Type: text/plain, Size: 1745 bytes --]

Hey Arnd

Please pull some ~RISC-V~Starfive updates for 6.16. They're a bit late
and only went into linux-next today, cos I was stalling out for some
acks before picking them up.

Thanks,
Conor.

The following changes since commit 0af2f6be1b4281385b618cb86ad946eded089ac8:

  Linux 6.15-rc1 (2025-04-06 13:11:33 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ tags/riscv-dt-for-v6.16

for you to fetch changes up to d50108706a63dfd896db42172bf9f6aebec219c5:

  riscv: dts: starfive: jh7110-common: bootph-pre-ram hinting needed by boot loader (2025-05-15 21:08:27 +0100)

----------------------------------------------------------------
RISC-V Devicetrees for v6.16

Starfive:
All Starfive this time (again), enabling the usb3 port on the framework
laptop mainboard, and a few cleanup patches that are syncing things with
the dts used by U-Boot.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

----------------------------------------------------------------
E Shattow (4):
      riscv: dts: starfive: jh7110-common: add CPU BUS PERH QSPI clocks to syscrg
      riscv: dts: starfive: jh7110-common: qspi flash setting read-delay 2 cycles max 100MHz
      riscv: dts: starfive: jh7110-common: add eeprom node to i2c5
      riscv: dts: starfive: jh7110-common: bootph-pre-ram hinting needed by boot loader

Icenowy Zheng (1):
      riscv: dts: starfive: jh7110-common: use macros for MMC0 pins

Sandie Cao (1):
      riscv: dts: starfive: fml13v01: enable USB 3.0 port

 arch/riscv/boot/dts/starfive/jh7110-common.dtsi    | 52 ++++++++++++++++------
 .../dts/starfive/jh7110-deepcomputing-fml13v01.dts | 19 ++++++++
 2 files changed, 57 insertions(+), 14 deletions(-)

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

[-- Attachment #2: Type: text/plain, Size: 161 bytes --]

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

WARNING: multiple messages have this Message-ID (diff)
From: Conor Dooley <conor@kernel.org>
To: soc@kernel.org
Cc: conor@kernel.org, linux-riscv@lists.infradead.org
Subject: [GIT PULL 3/3] RISC-V Devicetrees for v6.16
Date: Fri, 16 May 2025 12:01:39 +0100	[thread overview]
Message-ID: <20250516-gap-exploring-f8f516ab4e1c@spud> (raw)

[-- Attachment #1: Type: text/plain, Size: 1745 bytes --]

Hey Arnd

Please pull some ~RISC-V~Starfive updates for 6.16. They're a bit late
and only went into linux-next today, cos I was stalling out for some
acks before picking them up.

Thanks,
Conor.

The following changes since commit 0af2f6be1b4281385b618cb86ad946eded089ac8:

  Linux 6.15-rc1 (2025-04-06 13:11:33 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ tags/riscv-dt-for-v6.16

for you to fetch changes up to d50108706a63dfd896db42172bf9f6aebec219c5:

  riscv: dts: starfive: jh7110-common: bootph-pre-ram hinting needed by boot loader (2025-05-15 21:08:27 +0100)

----------------------------------------------------------------
RISC-V Devicetrees for v6.16

Starfive:
All Starfive this time (again), enabling the usb3 port on the framework
laptop mainboard, and a few cleanup patches that are syncing things with
the dts used by U-Boot.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

----------------------------------------------------------------
E Shattow (4):
      riscv: dts: starfive: jh7110-common: add CPU BUS PERH QSPI clocks to syscrg
      riscv: dts: starfive: jh7110-common: qspi flash setting read-delay 2 cycles max 100MHz
      riscv: dts: starfive: jh7110-common: add eeprom node to i2c5
      riscv: dts: starfive: jh7110-common: bootph-pre-ram hinting needed by boot loader

Icenowy Zheng (1):
      riscv: dts: starfive: jh7110-common: use macros for MMC0 pins

Sandie Cao (1):
      riscv: dts: starfive: fml13v01: enable USB 3.0 port

 arch/riscv/boot/dts/starfive/jh7110-common.dtsi    | 52 ++++++++++++++++------
 .../dts/starfive/jh7110-deepcomputing-fml13v01.dts | 19 ++++++++
 2 files changed, 57 insertions(+), 14 deletions(-)

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

             reply	other threads:[~2025-05-16 11:18 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-05-16 11:01 Conor Dooley [this message]
2025-05-16 11:01 ` [GIT PULL 3/3] RISC-V Devicetrees for v6.16 Conor Dooley
2025-05-21 22:31 ` patchwork-bot+linux-soc

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20250516-gap-exploring-f8f516ab4e1c@spud \
    --to=conor@kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=soc@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.