* [Buildroot] [PATCH next 1/1] arch/arm: add the Cortex-A720 core
@ 2025-05-29 23:08 Julien Olivain
2025-05-30 19:31 ` Thomas Petazzoni via buildroot
0 siblings, 1 reply; 2+ messages in thread
From: Julien Olivain @ 2025-05-29 23:08 UTC (permalink / raw)
To: buildroot; +Cc: Thomas Petazzoni, Julien Olivain
This commit adds the Cortex-A720 core, which is a armv9.2a ISA.
See: [1] [2].
This CPU support was added in GCC 14. See [3] [4].
Cortex-A720 processors are included in boards such as the
Radxa Orion O6. See [5].
This CPU supports Aarch64 only at all exception levels (EL0 to EL3).
[1] https://developer.arm.com/Processors/Cortex-A720
[2] https://developer.arm.com/documentation/102530/0002/The-Cortex-A720--core/Cortex-A720--core-features
[3] https://gcc.gnu.org/gcc-14/changes.html#aarch64
[4] https://gcc.gnu.org/git/?p=gcc.git;a=blob;f=gcc/config/aarch64/aarch64-cores.def;hb=releases/gcc-14.1.0#l180
[5] https://radxa.com/products/orion/o6/
Signed-off-by: Julien Olivain <ju.o@free.fr>
---
arch/Config.in.arm | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/arch/Config.in.arm b/arch/Config.in.arm
index 546ba8070e..c5695c1eba 100644
--- a/arch/Config.in.arm
+++ b/arch/Config.in.arm
@@ -518,6 +518,14 @@ config BR2_neoverse_n2
select BR2_ARM_CPU_HAS_FP_ARMV8
select BR2_ARM_CPU_ARMV9A
select BR2_ARCH_NEEDS_GCC_AT_LEAST_11
+
+comment "armv9.2a cores"
+config BR2_cortex_a720
+ bool "Cortex-A720 (aka hunter)"
+ depends on BR2_ARCH_IS_64
+ select BR2_ARM_CPU_HAS_FP_ARMV8
+ select BR2_ARM_CPU_ARMV9A
+ select BR2_ARCH_NEEDS_GCC_AT_LEAST_14
endchoice
config BR2_ARM_ENABLE_NEON
@@ -914,6 +922,8 @@ config BR2_GCC_TARGET_CPU
# armv9.0a
default "cortex-a710" if BR2_cortex_a710
default "neoverse-n2" if BR2_neoverse_n2
+ # armv9.2a
+ default "cortex-a720" if BR2_cortex_a720
config BR2_GCC_TARGET_ABI
default "aapcs-linux" if BR2_arm || BR2_armeb
--
2.49.0
_______________________________________________
buildroot mailing list
buildroot@buildroot.org
https://lists.buildroot.org/mailman/listinfo/buildroot
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [Buildroot] [PATCH next 1/1] arch/arm: add the Cortex-A720 core
2025-05-29 23:08 [Buildroot] [PATCH next 1/1] arch/arm: add the Cortex-A720 core Julien Olivain
@ 2025-05-30 19:31 ` Thomas Petazzoni via buildroot
0 siblings, 0 replies; 2+ messages in thread
From: Thomas Petazzoni via buildroot @ 2025-05-30 19:31 UTC (permalink / raw)
To: Julien Olivain; +Cc: buildroot
On Fri, 30 May 2025 01:08:51 +0200
Julien Olivain <ju.o@free.fr> wrote:
> This commit adds the Cortex-A720 core, which is a armv9.2a ISA.
> See: [1] [2].
>
> This CPU support was added in GCC 14. See [3] [4].
>
> Cortex-A720 processors are included in boards such as the
> Radxa Orion O6. See [5].
>
> This CPU supports Aarch64 only at all exception levels (EL0 to EL3).
>
> [1] https://developer.arm.com/Processors/Cortex-A720
> [2] https://developer.arm.com/documentation/102530/0002/The-Cortex-A720--core/Cortex-A720--core-features
> [3] https://gcc.gnu.org/gcc-14/changes.html#aarch64
> [4] https://gcc.gnu.org/git/?p=gcc.git;a=blob;f=gcc/config/aarch64/aarch64-cores.def;hb=releases/gcc-14.1.0#l180
> [5] https://radxa.com/products/orion/o6/
>
> Signed-off-by: Julien Olivain <ju.o@free.fr>
> ---
> arch/Config.in.arm | 10 ++++++++++
> 1 file changed, 10 insertions(+)
Applied to next, thanks.
Thomas
--
Thomas Petazzoni, CTO, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
_______________________________________________
buildroot mailing list
buildroot@buildroot.org
https://lists.buildroot.org/mailman/listinfo/buildroot
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2025-05-30 19:32 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-05-29 23:08 [Buildroot] [PATCH next 1/1] arch/arm: add the Cortex-A720 core Julien Olivain
2025-05-30 19:31 ` Thomas Petazzoni via buildroot
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.