From: kernel test robot <lkp@intel.com>
To: Claudiu <claudiu.beznea@tuxon.dev>
Cc: oe-kbuild-all@lists.linux.dev
Subject: Re: [PATCH v2 4/8] PCI: rzg3s-host: Add Initial PCIe Host Driver for Renesas RZ/G3S SoC
Date: Thu, 5 Jun 2025 15:47:10 +0800 [thread overview]
Message-ID: <202506051537.2KwuJ05d-lkp@intel.com> (raw)
In-Reply-To: <20250530111917.1495023-5-claudiu.beznea.uj@bp.renesas.com>
Hi Claudiu,
kernel test robot noticed the following build warnings:
[auto build test WARNING on geert-renesas-devel/next]
[also build test WARNING on pci/next pci/for-linus geert-renesas-drivers/renesas-clk arm64/for-next/core linus/master v6.15 next-20250604]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]
url: https://github.com/intel-lab-lkp/linux/commits/Claudiu/soc-renesas-rz-sysc-Add-syscon-regmap-support/20250530-192256
base: https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git next
patch link: https://lore.kernel.org/r/20250530111917.1495023-5-claudiu.beznea.uj%40bp.renesas.com
patch subject: [PATCH v2 4/8] PCI: rzg3s-host: Add Initial PCIe Host Driver for Renesas RZ/G3S SoC
config: powerpc64-randconfig-r132-20250605 (https://download.01.org/0day-ci/archive/20250605/202506051537.2KwuJ05d-lkp@intel.com/config)
compiler: powerpc64-linux-gcc (GCC) 10.5.0
reproduce: (https://download.01.org/0day-ci/archive/20250605/202506051537.2KwuJ05d-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202506051537.2KwuJ05d-lkp@intel.com/
sparse warnings: (new ones prefixed by >>)
>> drivers/pci/controller/pcie-rzg3s-host.c:1650:12: sparse: sparse: symbol 'rzg3s_soc_power_resets' was not declared. Should it be static?
>> drivers/pci/controller/pcie-rzg3s-host.c:1654:12: sparse: sparse: symbol 'rzg3s_soc_cfg_resets' was not declared. Should it be static?
drivers/pci/controller/pcie-rzg3s-host.c:500:13: sparse: sparse: context imbalance in 'rzg3s_pcie_msi_irq_ack' - wrong count at exit
drivers/pci/controller/pcie-rzg3s-host.c:512:13: sparse: sparse: context imbalance in 'rzg3s_pcie_msi_irq_mask' - wrong count at exit
drivers/pci/controller/pcie-rzg3s-host.c:525:13: sparse: sparse: context imbalance in 'rzg3s_pcie_msi_irq_unmask' - wrong count at exit
drivers/pci/controller/pcie-rzg3s-host.c:821:13: sparse: sparse: context imbalance in 'rzg3s_pcie_intx_irq_ack' - wrong count at exit
drivers/pci/controller/pcie-rzg3s-host.c:832:13: sparse: sparse: context imbalance in 'rzg3s_pcie_intx_irq_mask' - wrong count at exit
drivers/pci/controller/pcie-rzg3s-host.c:842:13: sparse: sparse: context imbalance in 'rzg3s_pcie_intx_irq_unmask' - wrong count at exit
vim +/rzg3s_soc_power_resets +1650 drivers/pci/controller/pcie-rzg3s-host.c
1649
> 1650 const char * const rzg3s_soc_power_resets[] = {
1651 "aresetn", "rst_cfg_b", "rst_load_b",
1652 };
1653
> 1654 const char * const rzg3s_soc_cfg_resets[] = {
1655 "rst_b", "rst_ps_b", "rst_gp_b", "rst_rsm_b",
1656 };
1657
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
next prev parent reply other threads:[~2025-06-05 7:47 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-30 11:19 [PATCH v2 0/8] PCI: rzg3s-host: Add PCIe driver for Renesas RZ/G3S SoC Claudiu
2025-05-30 11:19 ` [PATCH v2 1/8] soc: renesas: rz-sysc: Add syscon/regmap support Claudiu
2025-05-30 11:19 ` [PATCH v2 2/8] clk: renesas: r9a08g045: Add clocks, resets and power domain support for the PCIe Claudiu
2025-05-30 11:19 ` [PATCH v2 3/8] dt-bindings: PCI: renesas,r9a08g045s33-pcie: Add documentation for the PCIe IP on Renesas RZ/G3S Claudiu
2025-06-05 22:13 ` Rob Herring (Arm)
2025-06-17 17:04 ` Manivannan Sadhasivam
2025-05-30 11:19 ` [PATCH v2 4/8] PCI: rzg3s-host: Add Initial PCIe Host Driver for Renesas RZ/G3S SoC Claudiu
2025-06-02 16:18 ` Ilpo Järvinen
2025-06-05 10:37 ` Claudiu Beznea
2025-06-05 7:47 ` kernel test robot [this message]
2025-06-05 8:09 ` kernel test robot
2025-06-05 22:57 ` Bjorn Helgaas
2025-06-06 9:12 ` Claudiu Beznea
2025-06-18 17:42 ` Manivannan Sadhasivam
2025-06-20 19:35 ` Manivannan Sadhasivam
2025-06-25 13:08 ` Claudiu Beznea
2025-06-25 13:07 ` Claudiu Beznea
2025-06-25 17:54 ` Bjorn Helgaas
2025-05-30 11:19 ` [PATCH v2 5/8] arm64: dts: renesas: r9a08g045s33: Add PCIe node Claudiu
2025-05-30 11:19 ` [PATCH v2 6/8] arm64: dts: renesas: rzg3s-smarc-som: Update dma-ranges for PCIe Claudiu
2025-05-30 11:19 ` [PATCH v2 7/8] arm64: dts: renesas: rzg3s-smarc: Enable PCIe Claudiu
2025-05-30 11:19 ` [PATCH v2 8/8] arm64: defconfig: Enable PCIe for the Renesas RZ/G3S SoC Claudiu
2025-06-02 7:16 ` [PATCH v2 0/8] PCI: rzg3s-host: Add PCIe driver for " Wolfram Sang
2025-07-15 14:46 ` Bjorn Helgaas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202506051537.2KwuJ05d-lkp@intel.com \
--to=lkp@intel.com \
--cc=claudiu.beznea@tuxon.dev \
--cc=oe-kbuild-all@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.