All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] crypto: ccp - Add support for PCI device 0x115A
@ 2025-10-29 16:15 Mario Limonciello (AMD)
  2025-10-30 17:08 ` Tom Lendacky
  2025-11-06  7:07 ` Herbert Xu
  0 siblings, 2 replies; 3+ messages in thread
From: Mario Limonciello (AMD) @ 2025-10-29 16:15 UTC (permalink / raw)
  To: mario.limonciello, thomas.lendacky, john.allen, Herbert Xu, davem
  Cc: Mario Limonciello (AMD), linux-crypto

PCI device 0x115A is similar to pspv5, except it doesn't have platform
access mailbox support.

Signed-off-by: Mario Limonciello (AMD) <superm1@kernel.org>
---
 drivers/crypto/ccp/sp-pci.c | 19 +++++++++++++++++++
 1 file changed, 19 insertions(+)

diff --git a/drivers/crypto/ccp/sp-pci.c b/drivers/crypto/ccp/sp-pci.c
index e7bb803912a6d..8891ceee1d7d0 100644
--- a/drivers/crypto/ccp/sp-pci.c
+++ b/drivers/crypto/ccp/sp-pci.c
@@ -459,6 +459,17 @@ static const struct psp_vdata pspv6 = {
 	.intsts_reg             = 0x10514,	/* P2CMSG_INTSTS */
 };
 
+static const struct psp_vdata pspv7 = {
+	.tee			= &teev2,
+	.cmdresp_reg		= 0x10944,	/* C2PMSG_17 */
+	.cmdbuff_addr_lo_reg	= 0x10948,	/* C2PMSG_18 */
+	.cmdbuff_addr_hi_reg	= 0x1094c,	/* C2PMSG_19 */
+	.bootloader_info_reg	= 0x109ec,	/* C2PMSG_59 */
+	.feature_reg		= 0x109fc,	/* C2PMSG_63 */
+	.inten_reg		= 0x10510,	/* P2CMSG_INTEN */
+	.intsts_reg		= 0x10514,	/* P2CMSG_INTSTS */
+};
+
 #endif
 
 static const struct sp_dev_vdata dev_vdata[] = {
@@ -525,6 +536,13 @@ static const struct sp_dev_vdata dev_vdata[] = {
 		.psp_vdata = &pspv6,
 #endif
 	},
+	{	/* 9 */
+		.bar = 2,
+#ifdef CONFIG_CRYPTO_DEV_SP_PSP
+		.psp_vdata = &pspv7,
+#endif
+	},
+
 };
 static const struct pci_device_id sp_pci_table[] = {
 	{ PCI_VDEVICE(AMD, 0x1537), (kernel_ulong_t)&dev_vdata[0] },
@@ -539,6 +557,7 @@ static const struct pci_device_id sp_pci_table[] = {
 	{ PCI_VDEVICE(AMD, 0x17E0), (kernel_ulong_t)&dev_vdata[7] },
 	{ PCI_VDEVICE(AMD, 0x156E), (kernel_ulong_t)&dev_vdata[8] },
 	{ PCI_VDEVICE(AMD, 0x17D8), (kernel_ulong_t)&dev_vdata[8] },
+	{ PCI_VDEVICE(AMD, 0x115A), (kernel_ulong_t)&dev_vdata[9] },
 	/* Last entry must be zero */
 	{ 0, }
 };
-- 
2.43.0


^ permalink raw reply related	[flat|nested] 3+ messages in thread

* Re: [PATCH] crypto: ccp - Add support for PCI device 0x115A
  2025-10-29 16:15 [PATCH] crypto: ccp - Add support for PCI device 0x115A Mario Limonciello (AMD)
@ 2025-10-30 17:08 ` Tom Lendacky
  2025-11-06  7:07 ` Herbert Xu
  1 sibling, 0 replies; 3+ messages in thread
From: Tom Lendacky @ 2025-10-30 17:08 UTC (permalink / raw)
  To: Mario Limonciello (AMD), mario.limonciello, john.allen,
	Herbert Xu, davem
  Cc: linux-crypto

On 10/29/25 11:15, Mario Limonciello (AMD) wrote:
> PCI device 0x115A is similar to pspv5, except it doesn't have platform
> access mailbox support.
> 
> Signed-off-by: Mario Limonciello (AMD) <superm1@kernel.org>

Acked-by: Tom Lendacky <thomas.lendacky@amd.com>

> ---
>  drivers/crypto/ccp/sp-pci.c | 19 +++++++++++++++++++
>  1 file changed, 19 insertions(+)
> 
> diff --git a/drivers/crypto/ccp/sp-pci.c b/drivers/crypto/ccp/sp-pci.c
> index e7bb803912a6d..8891ceee1d7d0 100644
> --- a/drivers/crypto/ccp/sp-pci.c
> +++ b/drivers/crypto/ccp/sp-pci.c
> @@ -459,6 +459,17 @@ static const struct psp_vdata pspv6 = {
>  	.intsts_reg             = 0x10514,	/* P2CMSG_INTSTS */
>  };
>  
> +static const struct psp_vdata pspv7 = {
> +	.tee			= &teev2,
> +	.cmdresp_reg		= 0x10944,	/* C2PMSG_17 */
> +	.cmdbuff_addr_lo_reg	= 0x10948,	/* C2PMSG_18 */
> +	.cmdbuff_addr_hi_reg	= 0x1094c,	/* C2PMSG_19 */
> +	.bootloader_info_reg	= 0x109ec,	/* C2PMSG_59 */
> +	.feature_reg		= 0x109fc,	/* C2PMSG_63 */
> +	.inten_reg		= 0x10510,	/* P2CMSG_INTEN */
> +	.intsts_reg		= 0x10514,	/* P2CMSG_INTSTS */
> +};
> +
>  #endif
>  
>  static const struct sp_dev_vdata dev_vdata[] = {
> @@ -525,6 +536,13 @@ static const struct sp_dev_vdata dev_vdata[] = {
>  		.psp_vdata = &pspv6,
>  #endif
>  	},
> +	{	/* 9 */
> +		.bar = 2,
> +#ifdef CONFIG_CRYPTO_DEV_SP_PSP
> +		.psp_vdata = &pspv7,
> +#endif
> +	},
> +
>  };
>  static const struct pci_device_id sp_pci_table[] = {
>  	{ PCI_VDEVICE(AMD, 0x1537), (kernel_ulong_t)&dev_vdata[0] },
> @@ -539,6 +557,7 @@ static const struct pci_device_id sp_pci_table[] = {
>  	{ PCI_VDEVICE(AMD, 0x17E0), (kernel_ulong_t)&dev_vdata[7] },
>  	{ PCI_VDEVICE(AMD, 0x156E), (kernel_ulong_t)&dev_vdata[8] },
>  	{ PCI_VDEVICE(AMD, 0x17D8), (kernel_ulong_t)&dev_vdata[8] },
> +	{ PCI_VDEVICE(AMD, 0x115A), (kernel_ulong_t)&dev_vdata[9] },
>  	/* Last entry must be zero */
>  	{ 0, }
>  };


^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH] crypto: ccp - Add support for PCI device 0x115A
  2025-10-29 16:15 [PATCH] crypto: ccp - Add support for PCI device 0x115A Mario Limonciello (AMD)
  2025-10-30 17:08 ` Tom Lendacky
@ 2025-11-06  7:07 ` Herbert Xu
  1 sibling, 0 replies; 3+ messages in thread
From: Herbert Xu @ 2025-11-06  7:07 UTC (permalink / raw)
  To: Mario Limonciello (AMD)
  Cc: mario.limonciello, thomas.lendacky, john.allen, davem,
	linux-crypto

On Wed, Oct 29, 2025 at 11:15:01AM -0500, Mario Limonciello (AMD) wrote:
> PCI device 0x115A is similar to pspv5, except it doesn't have platform
> access mailbox support.
> 
> Signed-off-by: Mario Limonciello (AMD) <superm1@kernel.org>
> ---
>  drivers/crypto/ccp/sp-pci.c | 19 +++++++++++++++++++
>  1 file changed, 19 insertions(+)

Patch appiled.  Thanks.
-- 
Email: Herbert Xu <herbert@gondor.apana.org.au>
Home Page: http://gondor.apana.org.au/~herbert/
PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2025-11-06  7:07 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-10-29 16:15 [PATCH] crypto: ccp - Add support for PCI device 0x115A Mario Limonciello (AMD)
2025-10-30 17:08 ` Tom Lendacky
2025-11-06  7:07 ` Herbert Xu

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.