From: sashiko-bot@kernel.org
To: "Zide Chen" <zide.chen@intel.com>
Cc: linux-perf-users@vger.kernel.org
Subject: Re: [PATCH V3 2/7] perf/x86/intel/uncore: Guard against invalid box control address
Date: Tue, 02 Jun 2026 15:39:30 +0000 [thread overview]
Message-ID: <20260602153930.BCE001F00893@smtp.kernel.org> (raw)
In-Reply-To: <20260602144908.263680-3-zide.chen@intel.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
Pre-existing issues:
- [High] Missing memory barriers when publishing and reading `pmu->boxes[die]`, which can cause `uncore_pmu_event_init()` to use a completely uninitialized PMU box.
--
commit a8ebe9f88eb163279373dfcbb348bed622973d26
Author: Zide Chen <zide.chen@intel.com>
perf/x86/intel/uncore: Guard against invalid box control address
This commit adds null pointer checks against the return value of
intel_generic_uncore_box_ctl() to prevent invalid hardware accesses
when a CPU die is offline during uncore enumeration.
> diff --git a/arch/x86/events/intel/uncore_discovery.c b/arch/x86/events/intel/uncore_discovery.c
> index 60e1200c4691d..af7e80fee81fb 100644
> --- a/arch/x86/events/intel/uncore_discovery.c
> +++ b/arch/x86/events/intel/uncore_discovery.c
[ ... ]
[Severity: High]
This is a pre-existing issue, but does the initialization of PMU boxes lack
necessary memory barriers?
In arch/x86/events/intel/uncore.c, a new PMU box is allocated, initialized,
and published to the array without a write memory barrier:
arch/x86/events/intel/uncore.c:allocate_boxes() {
...
box->pmu->boxes[die] = box;
...
}
Because MSR/MMIO PMUs are registered to the perf core before allocate_boxes()
is invoked via CPU hotplug callbacks, could userspace concurrently invoke
perf_event_open()?
This would trigger uncore_pmu_event_init(), which locklessly reads the box
without a read memory barrier:
arch/x86/events/intel/uncore.c:uncore_pmu_to_box() {
...
return dieid < uncore_max_dies() ? pmu->boxes[dieid] : NULL;
}
This data race might allow the CPU to observe the box pointer before its
contents (such as box->cpu and box->pmu) are fully initialized or zeroed.
If the uninitialized memory happens to have a value >= 0 for box->cpu,
would it bypass the validation check?
arch/x86/events/intel/uncore.c:uncore_pmu_event_init() {
...
if (!box || box->cpu < 0)
return -EINVAL;
...
}
Consequently, a partially initialized box might be associated with the event,
and when the event is later added or scheduled, uninitialized fields like
box->pmu could be dereferenced.
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260602144908.263680-1-zide.chen@intel.com?part=2
next prev parent reply other threads:[~2026-06-02 15:39 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-02 14:49 [PATCH V3 0/7] perf/x86/intel/uncore: Bug fixes and cleanups Zide Chen
2026-06-02 14:49 ` [PATCH V3 1/7] perf/x86/intel/uncore: Fix discovery unit lookup for multi-die systems Zide Chen
2026-06-02 15:22 ` sashiko-bot
2026-06-09 8:21 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-06-02 14:49 ` [PATCH V3 2/7] perf/x86/intel/uncore: Guard against invalid box control address Zide Chen
2026-06-02 15:39 ` sashiko-bot [this message]
2026-06-09 8:21 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-06-02 14:49 ` [PATCH V3 3/7] perf/x86/intel/uncore: Fix PCI device refcount leak in UPI discovery Zide Chen
2026-06-09 8:21 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-06-02 14:49 ` [PATCH V3 4/7] perf/x86/intel/uncore: Defer ADL global PMON enable to enable_box() Zide Chen
2026-06-02 16:05 ` sashiko-bot
2026-06-09 8:21 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-06-02 14:49 ` [PATCH V3 5/7] perf/x86/intel/uncore: Move die_to_cpu() to uncore.c Zide Chen
2026-06-09 8:21 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-06-02 14:49 ` [PATCH V3 6/7] perf/x86/intel/uncore: Fix uncore_die_to_cpu() for offline dies Zide Chen
2026-06-09 8:21 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-06-02 14:49 ` [PATCH V3 7/7] perf/x86/intel/uncore: Implement global init callback for GNR uncore Zide Chen
2026-06-02 16:44 ` sashiko-bot
2026-06-09 8:21 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-06-03 2:48 ` [PATCH V3 0/7] perf/x86/intel/uncore: Bug fixes and cleanups Mi, Dapeng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260602153930.BCE001F00893@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=zide.chen@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.