From: sashiko-bot@kernel.org
To: "Stefano Radaelli" <stefano.radaelli21@gmail.com>
Cc: conor+dt@kernel.org, Frank.Li@kernel.org,
devicetree@vger.kernel.org, imx@lists.linux.dev, robh@kernel.org
Subject: Re: [PATCH v4 02/14] arm64: dts: imx8mp-var-som-symphony: enable USB support
Date: Mon, 08 Jun 2026 10:34:00 +0000 [thread overview]
Message-ID: <20260608103401.86F5E1F00898@smtp.kernel.org> (raw)
In-Reply-To: <69418a0a09103d0982e474d3d5ca8a3543fb39ea.1780912893.git.stefano.r@variscite.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] Missing SION bit in I2C GPIO recovery pinmux configuration, which breaks I2C stuck-bus detection during recovery.
--
commit 8540c0ff1319c92d20f6a6b155aa57f03c50adce
Author: Stefano Radaelli <stefano.r@variscite.com>
arm64: dts: imx8mp-var-som-symphony: enable USB support
This commit enables the USB controllers on the Symphony carrier board. It
adds the PTN5150 Type-C controller, configures the associated I2C bus,
enables the USB3 PHYs, and sets up port modes for OTG and host operations.
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-var-som-symphony.dts b/arch/arm64/boot/dts/freescale/imx8mp-var-som-symphony.dts
> index 25f707012f62c..2b04c90271250 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp-var-som-symphony.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-var-som-symphony.dts
[ ... ]
> @@ -129,12 +194,25 @@ MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c2
> >;
> };
>
> + pinctrl_i2c3_gpio: i2c3gpiogrp {
> + fsl,pins = <
> + MX8MP_IOMUXC_I2C3_SCL__GPIO5_IO18 0x1c2
> + MX8MP_IOMUXC_I2C3_SDA__GPIO5_IO19 0x1c2
[Severity: Medium]
Does this configuration omit the SION (Software Input On) bit for the I2C
recovery pins?
When an I2C bus hangs, the i2c-imx driver initiates a recovery sequence
by reconfiguring the I2C pins to GPIO mode. The driver sets SCL as an
output to manually toggle the clock, and then reads the state of SCL to
verify if the line successfully went high or if a slave is stuck stretching
the clock.
On i.MX processors, if a pad is configured as a GPIO output, reading its
state returns the value written to the data register, rather than the
actual physical voltage level on the pad, unless the SION bit (0x40000000)
is set.
Without the SION bit set here (0x1c2 instead of 0x400001c2), the kernel
will read back the logic value it just wrote. Will this defeat the
stuck-bus detection, causing the driver to assume a successful recovery
even if the bus is physically still held low?
> + >;
> + };
> +
> pinctrl_pca9534: pca9534grp {
> fsl,pins = <
> MX8MP_IOMUXC_GPIO1_IO15__GPIO1_IO15 0xc0
--
Sashiko AI review · https://sashiko.dev/#/patchset/cover.1780912893.git.stefano.r@variscite.com?part=2
next prev parent reply other threads:[~2026-06-08 10:34 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-08 10:09 [PATCH v4 00/14] arm64: dts: imx8mp-var-som-symphony: align DTS with hardware revision Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 01/14] arm64: dts: imx8mp-var-som-symphony: add input keys Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 02/14] arm64: dts: imx8mp-var-som-symphony: enable USB support Stefano Radaelli
2026-06-08 10:34 ` sashiko-bot [this message]
2026-06-08 10:09 ` [PATCH v4 03/14] arm64: dts: imx8mp-var-som-symphony: add TPM support Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 04/14] arm64: dts: imx8mp-var-som-symphony: add external RTC Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 05/14] arm64: dts: imx8mp-var-som-symphony: enable header UARTs Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 06/14] arm64: dts: imx8mp-var-som-symphony: enable PCIe Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 07/14] arm64: dts: imx8mp-var-som-symphony: add HDMI support Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 08/14] arm64: dts: imx8mp-var-som-symphony: add capacitive touchscreen Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 09/14] arm64: dts: imx8mp-var-som-symphony: enable ECSPI2 Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 10/14] arm64: dts: imx8mp-var-som-symphony: keep RGB_SEL low Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 11/14] arm64: dts: imx8mp-var-som-symphony: enable PWM1 Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 12/14] arm64: dts: imx8mp-var-som-symphony: enable CAN Stefano Radaelli
2026-06-08 10:09 ` [PATCH v4 13/14] arm64: dts: imx8mp-var-som-symphony: add second Ethernet port Stefano Radaelli
2026-06-08 11:35 ` sashiko-bot
2026-06-08 11:50 ` Fabio Estevam
2026-06-08 10:09 ` [PATCH v4 14/14] arm64: dts: freescale: imx8mp-var-som: add I2C1 bus recovery GPIOs Stefano Radaelli
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260608103401.86F5E1F00898@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=Frank.Li@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=imx@lists.linux.dev \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=stefano.radaelli21@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.