* [PATCH v4 0/2] drm/xe/pagefault: Add SRCID to pagefault reporting
@ 2026-06-18 15:33 Jonathan Cavitt
2026-06-18 15:33 ` [PATCH v4 1/2] drm/xe/pagefault: Add SRCID to pagefault struct Jonathan Cavitt
` (3 more replies)
0 siblings, 4 replies; 6+ messages in thread
From: Jonathan Cavitt @ 2026-06-18 15:33 UTC (permalink / raw)
To: dri-devel
Cc: saurabhg.gupta, alex.zuo, jonathan.cavitt, mripard, airlied,
simona, linux-kernel, intel-xe, Rodrigo.vivi, matthew.brost,
maarten.lankhorst, thomas.hellstrom, tzimmermann
Add SRCID to the xe_pagefault struct, which reports the ID of the
faulting hardware unit. This will be passed on to the
xe_vm_get_property_ioctl for reading per-vm faults and will assist in
diagnosing pagefaults.
v2:
- Readd pad check, as the pad in the ioctl struct was not changed
(jcavitt)
v3:
- Rebase
v4:
- Squash SRCID with ASID to keep the struct compact (Matthew)
Jonathan Cavitt (2):
drm/xe/pagefault: Add SRCID to pagefault struct
drm/xe/vm: Add srcid to xe_vm_get_property_ioctl fault report
drivers/gpu/drm/xe/xe_guc_pagefault.c | 5 ++++-
drivers/gpu/drm/xe/xe_pagefault.c | 23 +++++++++++++++--------
drivers/gpu/drm/xe/xe_pagefault_types.h | 9 +++++++--
drivers/gpu/drm/xe/xe_vm.c | 8 ++++++++
drivers/gpu/drm/xe/xe_vm_types.h | 2 ++
include/uapi/drm/xe_drm.h | 4 ++--
6 files changed, 38 insertions(+), 13 deletions(-)
--
2.53.0
^ permalink raw reply [flat|nested] 6+ messages in thread
* [PATCH v4 1/2] drm/xe/pagefault: Add SRCID to pagefault struct
2026-06-18 15:33 [PATCH v4 0/2] drm/xe/pagefault: Add SRCID to pagefault reporting Jonathan Cavitt
@ 2026-06-18 15:33 ` Jonathan Cavitt
2026-06-18 15:45 ` sashiko-bot
2026-06-18 15:33 ` [PATCH v4 2/2] drm/xe/vm: Add srcid to xe_vm_get_property_ioctl fault report Jonathan Cavitt
` (2 subsequent siblings)
3 siblings, 1 reply; 6+ messages in thread
From: Jonathan Cavitt @ 2026-06-18 15:33 UTC (permalink / raw)
To: dri-devel
Cc: saurabhg.gupta, alex.zuo, jonathan.cavitt, mripard, airlied,
simona, linux-kernel, intel-xe, Rodrigo.vivi, matthew.brost,
maarten.lankhorst, thomas.hellstrom, tzimmermann
Add SRCID information to pagefault struct for the purpose of reporting
the hardware unit that resulted in the pagefault.
v2:
- Squash SRCID with ASID to keep the struct compact (Matthew)
Signed-off-by: Jonathan Cavitt <jonathan.cavitt@intel.com>
Cc: Matthew Brost <matthew.brost@intel.com>
Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Cc: David Airlie <airlied@gmail.com>
Cc: Simona Vetter <simona@ffwll.ch>
---
drivers/gpu/drm/xe/xe_guc_pagefault.c | 5 ++++-
drivers/gpu/drm/xe/xe_pagefault.c | 23 +++++++++++++++--------
drivers/gpu/drm/xe/xe_pagefault_types.h | 9 +++++++--
3 files changed, 26 insertions(+), 11 deletions(-)
diff --git a/drivers/gpu/drm/xe/xe_guc_pagefault.c b/drivers/gpu/drm/xe/xe_guc_pagefault.c
index 607e32392f46..7d24bd828e5b 100644
--- a/drivers/gpu/drm/xe/xe_guc_pagefault.c
+++ b/drivers/gpu/drm/xe/xe_guc_pagefault.c
@@ -78,7 +78,10 @@ int xe_guc_pagefault_handler(struct xe_guc *guc, u32 *msg, u32 len)
<< PFD_VIRTUAL_ADDR_HI_SHIFT) |
(FIELD_GET(PFD_VIRTUAL_ADDR_LO, msg[2]) <<
PFD_VIRTUAL_ADDR_LO_SHIFT);
- pf.consumer.asid = FIELD_GET(PFD_ASID, msg[1]);
+ pf.consumer.id = FIELD_PREP(XE_PAGEFAULT_ASID_MASK,
+ FIELD_GET(PFD_ASID, msg[1])) |
+ FIELD_PREP(XE_PAGEFAULT_SRCID_MASK,
+ FIELD_GET(PFD_SRC_ID, msg[0]));
pf.consumer.access_type = FIELD_GET(PFD_ACCESS_TYPE, msg[2]) |
(FIELD_GET(PFD_PREFETCH, msg[2]) ? XE_PAGEFAULT_ACCESS_PREFETCH : 0);
if (FIELD_GET(XE2_PFD_TRVA_FAULT, msg[0]))
diff --git a/drivers/gpu/drm/xe/xe_pagefault.c b/drivers/gpu/drm/xe/xe_pagefault.c
index dd3c068e1a39..2a21203b1a2a 100644
--- a/drivers/gpu/drm/xe/xe_pagefault.c
+++ b/drivers/gpu/drm/xe/xe_pagefault.c
@@ -169,6 +169,7 @@ static struct xe_vm *xe_pagefault_asid_to_vm(struct xe_device *xe, u32 asid)
static int xe_pagefault_service(struct xe_pagefault *pf)
{
+ u32 asid = FIELD_GET(XE_PAGEFAULT_ASID_MASK, pf->consumer.id);
struct xe_gt *gt = pf->gt;
struct xe_device *xe = gt_to_xe(gt);
struct xe_vm *vm;
@@ -180,7 +181,7 @@ static int xe_pagefault_service(struct xe_pagefault *pf)
if (pf->consumer.fault_type_level == XE_PAGEFAULT_TYPE_LEVEL_NACK)
return -EFAULT;
- vm = xe_pagefault_asid_to_vm(xe, pf->consumer.asid);
+ vm = xe_pagefault_asid_to_vm(xe, asid);
if (IS_ERR(vm))
return PTR_ERR(vm);
@@ -242,14 +243,16 @@ static bool xe_pagefault_queue_pop(struct xe_pagefault_queue *pf_queue,
static void xe_pagefault_print(struct xe_pagefault *pf)
{
- xe_gt_info(pf->gt, "\n\tASID: %d\n"
+ xe_gt_info(pf->gt, "\n\tASID: %ld\n"
"\tFaulted Address: 0x%08x%08x\n"
"\tFaultType: %lu\n"
"\tAccessType: %lu\n"
"\tFaultLevel: %lu\n"
"\tEngineClass: %d %s\n"
- "\tEngineInstance: %d\n",
- pf->consumer.asid,
+ "\tEngineInstance: %d\n"
+ "\tSRCID: 0x%02lx\n",
+ FIELD_GET(XE_PAGEFAULT_ASID_MASK,
+ pf->consumer.id),
upper_32_bits(pf->consumer.page_addr),
lower_32_bits(pf->consumer.page_addr),
FIELD_GET(XE_PAGEFAULT_TYPE_MASK,
@@ -260,7 +263,9 @@ static void xe_pagefault_print(struct xe_pagefault *pf)
pf->consumer.fault_type_level),
pf->consumer.engine_class,
xe_hw_engine_class_to_str(pf->consumer.engine_class),
- pf->consumer.engine_instance);
+ pf->consumer.engine_instance,
+ FIELD_GET(XE_PAGEFAULT_SRCID_MASK,
+ pf->consumer.id));
}
static void xe_pagefault_save_to_vm(struct xe_device *xe, struct xe_pagefault *pf)
@@ -273,7 +278,8 @@ static void xe_pagefault_save_to_vm(struct xe_device *xe, struct xe_pagefault *p
* mode, return VM anyways.
*/
down_read(&xe->usm.lock);
- vm = xa_load(&xe->usm.asid_to_vm, pf->consumer.asid);
+ vm = xa_load(&xe->usm.asid_to_vm,
+ FIELD_GET(XE_PAGEFAULT_ASID_MASK, pf->consumer.id));
if (vm)
xe_vm_get(vm);
else
@@ -474,8 +480,9 @@ static bool xe_pagefault_queue_full(struct xe_pagefault_queue *pf_queue)
*/
int xe_pagefault_handler(struct xe_device *xe, struct xe_pagefault *pf)
{
+ u32 asid = FIELD_GET(XE_PAGEFAULT_ASID_MASK, pf->consumer.id);
struct xe_pagefault_queue *pf_queue = xe->usm.pf_queue +
- (pf->consumer.asid % XE_PAGEFAULT_QUEUE_COUNT);
+ (asid % XE_PAGEFAULT_QUEUE_COUNT);
unsigned long flags;
bool full;
@@ -489,7 +496,7 @@ int xe_pagefault_handler(struct xe_device *xe, struct xe_pagefault *pf)
} else {
drm_warn(&xe->drm,
"PageFault Queue (%d) full, shouldn't be possible\n",
- pf->consumer.asid % XE_PAGEFAULT_QUEUE_COUNT);
+ asid % XE_PAGEFAULT_QUEUE_COUNT);
}
spin_unlock_irqrestore(&pf_queue->lock, flags);
diff --git a/drivers/gpu/drm/xe/xe_pagefault_types.h b/drivers/gpu/drm/xe/xe_pagefault_types.h
index c4ee625b93dd..2213cea886c7 100644
--- a/drivers/gpu/drm/xe/xe_pagefault_types.h
+++ b/drivers/gpu/drm/xe/xe_pagefault_types.h
@@ -65,8 +65,13 @@ struct xe_pagefault {
struct {
/** @consumer.page_addr: address of page fault */
u64 page_addr;
- /** @consumer.asid: address space ID */
- u32 asid;
+#define XE_PAGEFAULT_ASID_MASK GENMASK(23, 0)
+#define XE_PAGEFAULT_SRCID_MASK GENMASK(31, 24)
+ /**
+ * @consumer.id: address space ID and SRCID, folded into one
+ * to keep size compact
+ */
+ u32 id;
/**
* @consumer.access_type: access type and prefetch flag packed
* into a u8.
--
2.53.0
^ permalink raw reply related [flat|nested] 6+ messages in thread
* [PATCH v4 2/2] drm/xe/vm: Add srcid to xe_vm_get_property_ioctl fault report
2026-06-18 15:33 [PATCH v4 0/2] drm/xe/pagefault: Add SRCID to pagefault reporting Jonathan Cavitt
2026-06-18 15:33 ` [PATCH v4 1/2] drm/xe/pagefault: Add SRCID to pagefault struct Jonathan Cavitt
@ 2026-06-18 15:33 ` Jonathan Cavitt
2026-06-18 15:40 ` ✓ CI.KUnit: success for drm/xe/pagefault: Add SRCID to pagefault reporting (rev4) Patchwork
2026-06-18 16:31 ` ✓ Xe.CI.BAT: " Patchwork
3 siblings, 0 replies; 6+ messages in thread
From: Jonathan Cavitt @ 2026-06-18 15:33 UTC (permalink / raw)
To: dri-devel
Cc: saurabhg.gupta, alex.zuo, jonathan.cavitt, mripard, airlied,
simona, linux-kernel, intel-xe, Rodrigo.vivi, matthew.brost,
maarten.lankhorst, thomas.hellstrom, tzimmermann
Add the SRCID of the faulting hardware unit to the return of the
xe_vm_get_property_ioctl fault report.
v2:
- Readd pad check, as the pad in the ioctl struct was not changed
(jcavitt)
v3:
- Squash SRCID with ASID to keep the struct compact (Matthew)
Signed-off-by: Jonathan Cavitt <jonathan.cavitt@intel.com>
Cc: Matthew Brost <matthew.brost@intel.com>
Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Cc: David Airlie <airlied@gmail.com>
Cc: Simona Vetter <simona@ffwll.ch>
Cc: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Cc: Maxime Ripard <mripard@kernel.org>
Cc: Thomas Zimmermann <tzimmermann@suse.de>
---
drivers/gpu/drm/xe/xe_vm.c | 8 ++++++++
drivers/gpu/drm/xe/xe_vm_types.h | 2 ++
include/uapi/drm/xe_drm.h | 4 ++--
3 files changed, 12 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/xe/xe_vm.c b/drivers/gpu/drm/xe/xe_vm.c
index 080c2fff0e95..acbfce19b356 100644
--- a/drivers/gpu/drm/xe/xe_vm.c
+++ b/drivers/gpu/drm/xe/xe_vm.c
@@ -636,6 +636,7 @@ void xe_vm_add_fault_entry_pf(struct xe_vm *vm, struct xe_pagefault *pf)
pf->consumer.fault_type_level);
e->fault_level = FIELD_GET(XE_PAGEFAULT_LEVEL_MASK,
pf->consumer.fault_type_level);
+ e->srcid = FIELD_GET(XE_PAGEFAULT_SRCID_MASK, pf->consumer.id);
list_add_tail(&e->list, &vm->faults.list);
vm->faults.len++;
@@ -4108,6 +4109,11 @@ static u8 xe_to_user_fault_level(u8 fault_level)
return fault_level;
}
+static u8 xe_to_user_srcid(u8 srcid)
+{
+ return srcid;
+}
+
static int fill_faults(struct xe_vm *vm,
struct drm_xe_vm_get_property *args)
{
@@ -4135,6 +4141,8 @@ static int fill_faults(struct xe_vm *vm,
fault_entry.fault_type = xe_to_user_fault_type(entry->fault_type);
fault_entry.fault_level = xe_to_user_fault_level(entry->fault_level);
+ fault_entry.srcid = xe_to_user_srcid(entry->srcid);
+
memcpy(&fault_list[i], &fault_entry, entry_size);
i++;
diff --git a/drivers/gpu/drm/xe/xe_vm_types.h b/drivers/gpu/drm/xe/xe_vm_types.h
index 635ed29b9a69..e8aea75341cc 100644
--- a/drivers/gpu/drm/xe/xe_vm_types.h
+++ b/drivers/gpu/drm/xe/xe_vm_types.h
@@ -196,6 +196,7 @@ struct xe_device;
* @access_type: type of address access that resulted in fault
* @fault_type: type of fault reported
* @fault_level: fault level of the fault
+ * @srcid: ID of the faulting hardware unit
*/
struct xe_vm_fault_entry {
struct list_head list;
@@ -204,6 +205,7 @@ struct xe_vm_fault_entry {
u8 access_type;
u8 fault_type;
u8 fault_level;
+ u8 srcid;
};
struct xe_vm {
diff --git a/include/uapi/drm/xe_drm.h b/include/uapi/drm/xe_drm.h
index 48e9f1fdb78d..2b45b691a032 100644
--- a/include/uapi/drm/xe_drm.h
+++ b/include/uapi/drm/xe_drm.h
@@ -1294,8 +1294,8 @@ struct xe_vm_fault {
#define FAULT_LEVEL_PML4 3
#define FAULT_LEVEL_PML5 4
__u8 fault_level;
- /** @pad: MBZ */
- __u8 pad;
+ /** @srcid: ID of the faulting hardware unit */
+ __u8 srcid;
/** @reserved: MBZ */
__u64 reserved[4];
};
--
2.53.0
^ permalink raw reply related [flat|nested] 6+ messages in thread
* ✓ CI.KUnit: success for drm/xe/pagefault: Add SRCID to pagefault reporting (rev4)
2026-06-18 15:33 [PATCH v4 0/2] drm/xe/pagefault: Add SRCID to pagefault reporting Jonathan Cavitt
2026-06-18 15:33 ` [PATCH v4 1/2] drm/xe/pagefault: Add SRCID to pagefault struct Jonathan Cavitt
2026-06-18 15:33 ` [PATCH v4 2/2] drm/xe/vm: Add srcid to xe_vm_get_property_ioctl fault report Jonathan Cavitt
@ 2026-06-18 15:40 ` Patchwork
2026-06-18 16:31 ` ✓ Xe.CI.BAT: " Patchwork
3 siblings, 0 replies; 6+ messages in thread
From: Patchwork @ 2026-06-18 15:40 UTC (permalink / raw)
To: Jonathan Cavitt; +Cc: intel-xe
== Series Details ==
Series: drm/xe/pagefault: Add SRCID to pagefault reporting (rev4)
URL : https://patchwork.freedesktop.org/series/167334/
State : success
== Summary ==
+ trap cleanup EXIT
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[15:39:05] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[15:39:10] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[15:39:41] Starting KUnit Kernel (1/1)...
[15:39:41] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[15:39:41] ================== guc_buf (11 subtests) ===================
[15:39:41] [PASSED] test_smallest
[15:39:41] [PASSED] test_largest
[15:39:41] [PASSED] test_granular
[15:39:41] [PASSED] test_unique
[15:39:41] [PASSED] test_overlap
[15:39:41] [PASSED] test_reusable
[15:39:41] [PASSED] test_too_big
[15:39:41] [PASSED] test_flush
[15:39:41] [PASSED] test_lookup
[15:39:41] [PASSED] test_data
[15:39:41] [PASSED] test_class
[15:39:41] ===================== [PASSED] guc_buf =====================
[15:39:41] =================== guc_dbm (7 subtests) ===================
[15:39:41] [PASSED] test_empty
[15:39:41] [PASSED] test_default
[15:39:41] ======================== test_size ========================
[15:39:41] [PASSED] 4
[15:39:41] [PASSED] 8
[15:39:41] [PASSED] 32
[15:39:41] [PASSED] 256
[15:39:41] ==================== [PASSED] test_size ====================
[15:39:41] ======================= test_reuse ========================
[15:39:41] [PASSED] 4
[15:39:41] [PASSED] 8
[15:39:41] [PASSED] 32
[15:39:41] [PASSED] 256
[15:39:41] =================== [PASSED] test_reuse ====================
[15:39:41] =================== test_range_overlap ====================
[15:39:41] [PASSED] 4
[15:39:41] [PASSED] 8
[15:39:41] [PASSED] 32
[15:39:41] [PASSED] 256
[15:39:41] =============== [PASSED] test_range_overlap ================
[15:39:41] =================== test_range_compact ====================
[15:39:41] [PASSED] 4
[15:39:41] [PASSED] 8
[15:39:41] [PASSED] 32
[15:39:41] [PASSED] 256
[15:39:41] =============== [PASSED] test_range_compact ================
[15:39:41] ==================== test_range_spare =====================
[15:39:41] [PASSED] 4
[15:39:41] [PASSED] 8
[15:39:41] [PASSED] 32
[15:39:41] [PASSED] 256
[15:39:41] ================ [PASSED] test_range_spare =================
[15:39:41] ===================== [PASSED] guc_dbm =====================
[15:39:41] =================== guc_idm (6 subtests) ===================
[15:39:41] [PASSED] bad_init
[15:39:41] [PASSED] no_init
[15:39:41] [PASSED] init_fini
[15:39:41] [PASSED] check_used
[15:39:41] [PASSED] check_quota
[15:39:41] [PASSED] check_all
[15:39:41] ===================== [PASSED] guc_idm =====================
[15:39:41] ================== no_relay (3 subtests) ===================
[15:39:41] [PASSED] xe_drops_guc2pf_if_not_ready
[15:39:41] [PASSED] xe_drops_guc2vf_if_not_ready
[15:39:41] [PASSED] xe_rejects_send_if_not_ready
[15:39:41] ==================== [PASSED] no_relay =====================
[15:39:41] ================== pf_relay (14 subtests) ==================
[15:39:41] [PASSED] pf_rejects_guc2pf_too_short
[15:39:41] [PASSED] pf_rejects_guc2pf_too_long
[15:39:41] [PASSED] pf_rejects_guc2pf_no_payload
[15:39:41] [PASSED] pf_fails_no_payload
[15:39:41] [PASSED] pf_fails_bad_origin
[15:39:41] [PASSED] pf_fails_bad_type
[15:39:41] [PASSED] pf_txn_reports_error
[15:39:41] [PASSED] pf_txn_sends_pf2guc
[15:39:41] [PASSED] pf_sends_pf2guc
[15:39:41] [SKIPPED] pf_loopback_nop
[15:39:41] [SKIPPED] pf_loopback_echo
[15:39:41] [SKIPPED] pf_loopback_fail
[15:39:41] [SKIPPED] pf_loopback_busy
[15:39:41] [SKIPPED] pf_loopback_retry
[15:39:41] ==================== [PASSED] pf_relay =====================
[15:39:41] ================== vf_relay (3 subtests) ===================
[15:39:41] [PASSED] vf_rejects_guc2vf_too_short
[15:39:41] [PASSED] vf_rejects_guc2vf_too_long
[15:39:41] [PASSED] vf_rejects_guc2vf_no_payload
[15:39:41] ==================== [PASSED] vf_relay =====================
[15:39:41] ================ pf_gt_config (9 subtests) =================
[15:39:41] [PASSED] fair_contexts_1vf
[15:39:41] [PASSED] fair_doorbells_1vf
[15:39:41] [PASSED] fair_ggtt_1vf
[15:39:41] ====================== fair_vram_1vf ======================
[15:39:41] [PASSED] 3.50 GiB
[15:39:41] [PASSED] 11.5 GiB
[15:39:41] [PASSED] 15.5 GiB
[15:39:41] [PASSED] 31.5 GiB
[15:39:41] [PASSED] 63.5 GiB
[15:39:41] [PASSED] 1.91 GiB
[15:39:41] ================== [PASSED] fair_vram_1vf ==================
[15:39:41] ================ fair_vram_1vf_admin_only =================
[15:39:41] [PASSED] 3.50 GiB
[15:39:41] [PASSED] 11.5 GiB
[15:39:41] [PASSED] 15.5 GiB
[15:39:41] [PASSED] 31.5 GiB
[15:39:41] [PASSED] 63.5 GiB
[15:39:41] [PASSED] 1.91 GiB
[15:39:41] ============ [PASSED] fair_vram_1vf_admin_only =============
[15:39:41] ====================== fair_contexts ======================
[15:39:41] [PASSED] 1 VF
[15:39:41] [PASSED] 2 VFs
[15:39:41] [PASSED] 3 VFs
[15:39:41] [PASSED] 4 VFs
[15:39:41] [PASSED] 5 VFs
[15:39:41] [PASSED] 6 VFs
[15:39:41] [PASSED] 7 VFs
[15:39:41] [PASSED] 8 VFs
[15:39:41] [PASSED] 9 VFs
[15:39:41] [PASSED] 10 VFs
[15:39:41] [PASSED] 11 VFs
[15:39:41] [PASSED] 12 VFs
[15:39:41] [PASSED] 13 VFs
[15:39:41] [PASSED] 14 VFs
[15:39:41] [PASSED] 15 VFs
[15:39:41] [PASSED] 16 VFs
[15:39:41] [PASSED] 17 VFs
[15:39:41] [PASSED] 18 VFs
[15:39:41] [PASSED] 19 VFs
[15:39:41] [PASSED] 20 VFs
[15:39:41] [PASSED] 21 VFs
[15:39:41] [PASSED] 22 VFs
[15:39:41] [PASSED] 23 VFs
[15:39:41] [PASSED] 24 VFs
[15:39:41] [PASSED] 25 VFs
[15:39:41] [PASSED] 26 VFs
[15:39:41] [PASSED] 27 VFs
[15:39:41] [PASSED] 28 VFs
[15:39:41] [PASSED] 29 VFs
[15:39:41] [PASSED] 30 VFs
[15:39:41] [PASSED] 31 VFs
[15:39:41] [PASSED] 32 VFs
[15:39:41] [PASSED] 33 VFs
[15:39:41] [PASSED] 34 VFs
[15:39:41] [PASSED] 35 VFs
[15:39:41] [PASSED] 36 VFs
[15:39:41] [PASSED] 37 VFs
[15:39:41] [PASSED] 38 VFs
[15:39:41] [PASSED] 39 VFs
[15:39:41] [PASSED] 40 VFs
[15:39:41] [PASSED] 41 VFs
[15:39:41] [PASSED] 42 VFs
[15:39:41] [PASSED] 43 VFs
[15:39:41] [PASSED] 44 VFs
[15:39:41] [PASSED] 45 VFs
[15:39:41] [PASSED] 46 VFs
[15:39:41] [PASSED] 47 VFs
[15:39:41] [PASSED] 48 VFs
[15:39:41] [PASSED] 49 VFs
[15:39:41] [PASSED] 50 VFs
[15:39:41] [PASSED] 51 VFs
[15:39:41] [PASSED] 52 VFs
[15:39:41] [PASSED] 53 VFs
[15:39:41] [PASSED] 54 VFs
[15:39:41] [PASSED] 55 VFs
[15:39:41] [PASSED] 56 VFs
[15:39:41] [PASSED] 57 VFs
[15:39:41] [PASSED] 58 VFs
[15:39:41] [PASSED] 59 VFs
[15:39:41] [PASSED] 60 VFs
[15:39:41] [PASSED] 61 VFs
[15:39:41] [PASSED] 62 VFs
[15:39:41] [PASSED] 63 VFs
[15:39:41] ================== [PASSED] fair_contexts ==================
[15:39:41] ===================== fair_doorbells ======================
[15:39:41] [PASSED] 1 VF
[15:39:41] [PASSED] 2 VFs
[15:39:41] [PASSED] 3 VFs
[15:39:41] [PASSED] 4 VFs
[15:39:41] [PASSED] 5 VFs
[15:39:41] [PASSED] 6 VFs
[15:39:41] [PASSED] 7 VFs
[15:39:41] [PASSED] 8 VFs
[15:39:41] [PASSED] 9 VFs
[15:39:41] [PASSED] 10 VFs
[15:39:41] [PASSED] 11 VFs
[15:39:41] [PASSED] 12 VFs
[15:39:41] [PASSED] 13 VFs
[15:39:41] [PASSED] 14 VFs
[15:39:41] [PASSED] 15 VFs
[15:39:41] [PASSED] 16 VFs
[15:39:41] [PASSED] 17 VFs
[15:39:41] [PASSED] 18 VFs
[15:39:41] [PASSED] 19 VFs
[15:39:41] [PASSED] 20 VFs
[15:39:41] [PASSED] 21 VFs
[15:39:41] [PASSED] 22 VFs
[15:39:41] [PASSED] 23 VFs
[15:39:41] [PASSED] 24 VFs
[15:39:41] [PASSED] 25 VFs
[15:39:41] [PASSED] 26 VFs
[15:39:41] [PASSED] 27 VFs
[15:39:41] [PASSED] 28 VFs
[15:39:41] [PASSED] 29 VFs
[15:39:41] [PASSED] 30 VFs
[15:39:41] [PASSED] 31 VFs
[15:39:41] [PASSED] 32 VFs
[15:39:41] [PASSED] 33 VFs
[15:39:41] [PASSED] 34 VFs
[15:39:41] [PASSED] 35 VFs
[15:39:41] [PASSED] 36 VFs
[15:39:41] [PASSED] 37 VFs
[15:39:41] [PASSED] 38 VFs
[15:39:41] [PASSED] 39 VFs
[15:39:41] [PASSED] 40 VFs
[15:39:41] [PASSED] 41 VFs
[15:39:41] [PASSED] 42 VFs
[15:39:41] [PASSED] 43 VFs
[15:39:41] [PASSED] 44 VFs
[15:39:41] [PASSED] 45 VFs
[15:39:41] [PASSED] 46 VFs
[15:39:41] [PASSED] 47 VFs
[15:39:41] [PASSED] 48 VFs
[15:39:41] [PASSED] 49 VFs
[15:39:41] [PASSED] 50 VFs
[15:39:41] [PASSED] 51 VFs
[15:39:41] [PASSED] 52 VFs
[15:39:41] [PASSED] 53 VFs
[15:39:41] [PASSED] 54 VFs
[15:39:41] [PASSED] 55 VFs
[15:39:41] [PASSED] 56 VFs
[15:39:41] [PASSED] 57 VFs
[15:39:41] [PASSED] 58 VFs
[15:39:41] [PASSED] 59 VFs
[15:39:41] [PASSED] 60 VFs
[15:39:41] [PASSED] 61 VFs
[15:39:41] [PASSED] 62 VFs
[15:39:41] [PASSED] 63 VFs
[15:39:41] ================= [PASSED] fair_doorbells ==================
[15:39:41] ======================== fair_ggtt ========================
[15:39:41] [PASSED] 1 VF
[15:39:41] [PASSED] 2 VFs
[15:39:41] [PASSED] 3 VFs
[15:39:41] [PASSED] 4 VFs
[15:39:41] [PASSED] 5 VFs
[15:39:41] [PASSED] 6 VFs
[15:39:41] [PASSED] 7 VFs
[15:39:41] [PASSED] 8 VFs
[15:39:41] [PASSED] 9 VFs
[15:39:41] [PASSED] 10 VFs
[15:39:41] [PASSED] 11 VFs
[15:39:41] [PASSED] 12 VFs
[15:39:41] [PASSED] 13 VFs
[15:39:41] [PASSED] 14 VFs
[15:39:41] [PASSED] 15 VFs
[15:39:41] [PASSED] 16 VFs
[15:39:41] [PASSED] 17 VFs
[15:39:41] [PASSED] 18 VFs
[15:39:41] [PASSED] 19 VFs
[15:39:41] [PASSED] 20 VFs
[15:39:41] [PASSED] 21 VFs
[15:39:41] [PASSED] 22 VFs
[15:39:41] [PASSED] 23 VFs
[15:39:41] [PASSED] 24 VFs
[15:39:41] [PASSED] 25 VFs
[15:39:41] [PASSED] 26 VFs
[15:39:41] [PASSED] 27 VFs
[15:39:41] [PASSED] 28 VFs
[15:39:41] [PASSED] 29 VFs
[15:39:41] [PASSED] 30 VFs
[15:39:41] [PASSED] 31 VFs
[15:39:41] [PASSED] 32 VFs
[15:39:41] [PASSED] 33 VFs
[15:39:41] [PASSED] 34 VFs
[15:39:41] [PASSED] 35 VFs
[15:39:41] [PASSED] 36 VFs
[15:39:41] [PASSED] 37 VFs
[15:39:41] [PASSED] 38 VFs
[15:39:41] [PASSED] 39 VFs
[15:39:41] [PASSED] 40 VFs
[15:39:41] [PASSED] 41 VFs
[15:39:41] [PASSED] 42 VFs
[15:39:41] [PASSED] 43 VFs
[15:39:41] [PASSED] 44 VFs
[15:39:41] [PASSED] 45 VFs
[15:39:41] [PASSED] 46 VFs
[15:39:41] [PASSED] 47 VFs
[15:39:41] [PASSED] 48 VFs
[15:39:41] [PASSED] 49 VFs
[15:39:41] [PASSED] 50 VFs
[15:39:41] [PASSED] 51 VFs
[15:39:41] [PASSED] 52 VFs
[15:39:41] [PASSED] 53 VFs
[15:39:41] [PASSED] 54 VFs
[15:39:41] [PASSED] 55 VFs
[15:39:41] [PASSED] 56 VFs
[15:39:42] [PASSED] 57 VFs
[15:39:42] [PASSED] 58 VFs
[15:39:42] [PASSED] 59 VFs
[15:39:42] [PASSED] 60 VFs
[15:39:42] [PASSED] 61 VFs
[15:39:42] [PASSED] 62 VFs
[15:39:42] [PASSED] 63 VFs
[15:39:42] ==================== [PASSED] fair_ggtt ====================
[15:39:42] ======================== fair_vram ========================
[15:39:42] [PASSED] 1 VF
[15:39:42] [PASSED] 2 VFs
[15:39:42] [PASSED] 3 VFs
[15:39:42] [PASSED] 4 VFs
[15:39:42] [PASSED] 5 VFs
[15:39:42] [PASSED] 6 VFs
[15:39:42] [PASSED] 7 VFs
[15:39:42] [PASSED] 8 VFs
[15:39:42] [PASSED] 9 VFs
[15:39:42] [PASSED] 10 VFs
[15:39:42] [PASSED] 11 VFs
[15:39:42] [PASSED] 12 VFs
[15:39:42] [PASSED] 13 VFs
[15:39:42] [PASSED] 14 VFs
[15:39:42] [PASSED] 15 VFs
[15:39:42] [PASSED] 16 VFs
[15:39:42] [PASSED] 17 VFs
[15:39:42] [PASSED] 18 VFs
[15:39:42] [PASSED] 19 VFs
[15:39:42] [PASSED] 20 VFs
[15:39:42] [PASSED] 21 VFs
[15:39:42] [PASSED] 22 VFs
[15:39:42] [PASSED] 23 VFs
[15:39:42] [PASSED] 24 VFs
[15:39:42] [PASSED] 25 VFs
[15:39:42] [PASSED] 26 VFs
[15:39:42] [PASSED] 27 VFs
[15:39:42] [PASSED] 28 VFs
[15:39:42] [PASSED] 29 VFs
[15:39:42] [PASSED] 30 VFs
[15:39:42] [PASSED] 31 VFs
[15:39:42] [PASSED] 32 VFs
[15:39:42] [PASSED] 33 VFs
[15:39:42] [PASSED] 34 VFs
[15:39:42] [PASSED] 35 VFs
[15:39:42] [PASSED] 36 VFs
[15:39:42] [PASSED] 37 VFs
[15:39:42] [PASSED] 38 VFs
[15:39:42] [PASSED] 39 VFs
[15:39:42] [PASSED] 40 VFs
[15:39:42] [PASSED] 41 VFs
[15:39:42] [PASSED] 42 VFs
[15:39:42] [PASSED] 43 VFs
[15:39:42] [PASSED] 44 VFs
[15:39:42] [PASSED] 45 VFs
[15:39:42] [PASSED] 46 VFs
[15:39:42] [PASSED] 47 VFs
[15:39:42] [PASSED] 48 VFs
[15:39:42] [PASSED] 49 VFs
[15:39:42] [PASSED] 50 VFs
[15:39:42] [PASSED] 51 VFs
[15:39:42] [PASSED] 52 VFs
[15:39:42] [PASSED] 53 VFs
[15:39:42] [PASSED] 54 VFs
[15:39:42] [PASSED] 55 VFs
[15:39:42] [PASSED] 56 VFs
[15:39:42] [PASSED] 57 VFs
[15:39:42] [PASSED] 58 VFs
[15:39:42] [PASSED] 59 VFs
[15:39:42] [PASSED] 60 VFs
[15:39:42] [PASSED] 61 VFs
[15:39:42] [PASSED] 62 VFs
[15:39:42] [PASSED] 63 VFs
[15:39:42] ==================== [PASSED] fair_vram ====================
[15:39:42] ================== [PASSED] pf_gt_config ===================
[15:39:42] ===================== lmtt (1 subtest) =====================
[15:39:42] ======================== test_ops =========================
[15:39:42] [PASSED] 2-level
[15:39:42] [PASSED] multi-level
[15:39:42] ==================== [PASSED] test_ops =====================
[15:39:42] ====================== [PASSED] lmtt =======================
[15:39:42] ================= pf_service (11 subtests) =================
[15:39:42] [PASSED] pf_negotiate_any
[15:39:42] [PASSED] pf_negotiate_base_match
[15:39:42] [PASSED] pf_negotiate_base_newer
[15:39:42] [PASSED] pf_negotiate_base_next
[15:39:42] [SKIPPED] pf_negotiate_base_older
[15:39:42] [PASSED] pf_negotiate_base_prev
[15:39:42] [PASSED] pf_negotiate_latest_match
[15:39:42] [PASSED] pf_negotiate_latest_newer
[15:39:42] [PASSED] pf_negotiate_latest_next
[15:39:42] [SKIPPED] pf_negotiate_latest_older
[15:39:42] [SKIPPED] pf_negotiate_latest_prev
[15:39:42] =================== [PASSED] pf_service ====================
[15:39:42] ================= xe_guc_g2g (2 subtests) ==================
[15:39:42] ============== xe_live_guc_g2g_kunit_default ==============
[15:39:42] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[15:39:42] ============== xe_live_guc_g2g_kunit_allmem ===============
[15:39:42] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[15:39:42] =================== [SKIPPED] xe_guc_g2g ===================
[15:39:42] =================== xe_mocs (2 subtests) ===================
[15:39:42] ================ xe_live_mocs_kernel_kunit ================
[15:39:42] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[15:39:42] ================ xe_live_mocs_reset_kunit =================
[15:39:42] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[15:39:42] ==================== [SKIPPED] xe_mocs =====================
[15:39:42] ================= xe_migrate (2 subtests) ==================
[15:39:42] ================= xe_migrate_sanity_kunit =================
[15:39:42] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[15:39:42] ================== xe_validate_ccs_kunit ==================
[15:39:42] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[15:39:42] =================== [SKIPPED] xe_migrate ===================
[15:39:42] ================== xe_dma_buf (1 subtest) ==================
[15:39:42] ==================== xe_dma_buf_kunit =====================
[15:39:42] ================ [SKIPPED] xe_dma_buf_kunit ================
[15:39:42] =================== [SKIPPED] xe_dma_buf ===================
[15:39:42] ================= xe_bo_shrink (1 subtest) =================
[15:39:42] =================== xe_bo_shrink_kunit ====================
[15:39:42] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[15:39:42] ================== [SKIPPED] xe_bo_shrink ==================
[15:39:42] ==================== xe_bo (2 subtests) ====================
[15:39:42] ================== xe_ccs_migrate_kunit ===================
[15:39:42] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[15:39:42] ==================== xe_bo_evict_kunit ====================
[15:39:42] =============== [SKIPPED] xe_bo_evict_kunit ================
[15:39:42] ===================== [SKIPPED] xe_bo ======================
[15:39:42] ==================== args (13 subtests) ====================
[15:39:42] [PASSED] count_args_test
[15:39:42] [PASSED] call_args_example
[15:39:42] [PASSED] call_args_test
[15:39:42] [PASSED] drop_first_arg_example
[15:39:42] [PASSED] drop_first_arg_test
[15:39:42] [PASSED] first_arg_example
[15:39:42] [PASSED] first_arg_test
[15:39:42] [PASSED] last_arg_example
[15:39:42] [PASSED] last_arg_test
[15:39:42] [PASSED] pick_arg_example
[15:39:42] [PASSED] if_args_example
[15:39:42] [PASSED] if_args_test
[15:39:42] [PASSED] sep_comma_example
[15:39:42] ====================== [PASSED] args =======================
[15:39:42] =================== xe_pci (3 subtests) ====================
[15:39:42] ==================== check_graphics_ip ====================
[15:39:42] [PASSED] 12.00 Xe_LP
[15:39:42] [PASSED] 12.10 Xe_LP+
[15:39:42] [PASSED] 12.55 Xe_HPG
[15:39:42] [PASSED] 12.60 Xe_HPC
[15:39:42] [PASSED] 12.70 Xe_LPG
[15:39:42] [PASSED] 12.71 Xe_LPG
[15:39:42] [PASSED] 12.74 Xe_LPG+
[15:39:42] [PASSED] 20.01 Xe2_HPG
[15:39:42] [PASSED] 20.02 Xe2_HPG
[15:39:42] [PASSED] 20.04 Xe2_LPG
[15:39:42] [PASSED] 30.00 Xe3_LPG
[15:39:42] [PASSED] 30.01 Xe3_LPG
[15:39:42] [PASSED] 30.03 Xe3_LPG
[15:39:42] [PASSED] 30.04 Xe3_LPG
[15:39:42] [PASSED] 30.05 Xe3_LPG
[15:39:42] [PASSED] 35.10 Xe3p_LPG
[15:39:42] [PASSED] 35.11 Xe3p_XPC
[15:39:42] ================ [PASSED] check_graphics_ip ================
[15:39:42] ===================== check_media_ip ======================
[15:39:42] [PASSED] 12.00 Xe_M
[15:39:42] [PASSED] 12.55 Xe_HPM
[15:39:42] [PASSED] 13.00 Xe_LPM+
[15:39:42] [PASSED] 13.01 Xe2_HPM
[15:39:42] [PASSED] 20.00 Xe2_LPM
[15:39:42] [PASSED] 30.00 Xe3_LPM
[15:39:42] [PASSED] 30.02 Xe3_LPM
[15:39:42] [PASSED] 35.00 Xe3p_LPM
[15:39:42] [PASSED] 35.03 Xe3p_HPM
[15:39:42] ================= [PASSED] check_media_ip ==================
[15:39:42] =================== check_platform_desc ===================
[15:39:42] [PASSED] 0x9A60 (TIGERLAKE)
[15:39:42] [PASSED] 0x9A68 (TIGERLAKE)
[15:39:42] [PASSED] 0x9A70 (TIGERLAKE)
[15:39:42] [PASSED] 0x9A40 (TIGERLAKE)
[15:39:42] [PASSED] 0x9A49 (TIGERLAKE)
[15:39:42] [PASSED] 0x9A59 (TIGERLAKE)
[15:39:42] [PASSED] 0x9A78 (TIGERLAKE)
[15:39:42] [PASSED] 0x9AC0 (TIGERLAKE)
[15:39:42] [PASSED] 0x9AC9 (TIGERLAKE)
[15:39:42] [PASSED] 0x9AD9 (TIGERLAKE)
[15:39:42] [PASSED] 0x9AF8 (TIGERLAKE)
[15:39:42] [PASSED] 0x4C80 (ROCKETLAKE)
[15:39:42] [PASSED] 0x4C8A (ROCKETLAKE)
[15:39:42] [PASSED] 0x4C8B (ROCKETLAKE)
[15:39:42] [PASSED] 0x4C8C (ROCKETLAKE)
[15:39:42] [PASSED] 0x4C90 (ROCKETLAKE)
[15:39:42] [PASSED] 0x4C9A (ROCKETLAKE)
[15:39:42] [PASSED] 0x4680 (ALDERLAKE_S)
[15:39:42] [PASSED] 0x4682 (ALDERLAKE_S)
[15:39:42] [PASSED] 0x4688 (ALDERLAKE_S)
[15:39:42] [PASSED] 0x468A (ALDERLAKE_S)
[15:39:42] [PASSED] 0x468B (ALDERLAKE_S)
[15:39:42] [PASSED] 0x4690 (ALDERLAKE_S)
[15:39:42] [PASSED] 0x4692 (ALDERLAKE_S)
[15:39:42] [PASSED] 0x4693 (ALDERLAKE_S)
[15:39:42] [PASSED] 0x46A0 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46A1 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46A2 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46A3 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46A6 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46A8 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46AA (ALDERLAKE_P)
[15:39:42] [PASSED] 0x462A (ALDERLAKE_P)
[15:39:42] [PASSED] 0x4626 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x4628 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46B0 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46B1 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46B2 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46B3 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46C0 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46C1 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46C2 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46C3 (ALDERLAKE_P)
[15:39:42] [PASSED] 0x46D0 (ALDERLAKE_N)
[15:39:42] [PASSED] 0x46D1 (ALDERLAKE_N)
[15:39:42] [PASSED] 0x46D2 (ALDERLAKE_N)
[15:39:42] [PASSED] 0x46D3 (ALDERLAKE_N)
[15:39:42] [PASSED] 0x46D4 (ALDERLAKE_N)
[15:39:42] [PASSED] 0xA721 (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA7A1 (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA7A9 (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA7AC (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA7AD (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA720 (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA7A0 (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA7A8 (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA7AA (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA7AB (ALDERLAKE_P)
[15:39:42] [PASSED] 0xA780 (ALDERLAKE_S)
[15:39:42] [PASSED] 0xA781 (ALDERLAKE_S)
[15:39:42] [PASSED] 0xA782 (ALDERLAKE_S)
[15:39:42] [PASSED] 0xA783 (ALDERLAKE_S)
[15:39:42] [PASSED] 0xA788 (ALDERLAKE_S)
[15:39:42] [PASSED] 0xA789 (ALDERLAKE_S)
[15:39:42] [PASSED] 0xA78A (ALDERLAKE_S)
[15:39:42] [PASSED] 0xA78B (ALDERLAKE_S)
[15:39:42] [PASSED] 0x4905 (DG1)
[15:39:42] [PASSED] 0x4906 (DG1)
[15:39:42] [PASSED] 0x4907 (DG1)
[15:39:42] [PASSED] 0x4908 (DG1)
[15:39:42] [PASSED] 0x4909 (DG1)
[15:39:42] [PASSED] 0x56C0 (DG2)
[15:39:42] [PASSED] 0x56C2 (DG2)
[15:39:42] [PASSED] 0x56C1 (DG2)
[15:39:42] [PASSED] 0x7D51 (METEORLAKE)
[15:39:42] [PASSED] 0x7DD1 (METEORLAKE)
[15:39:42] [PASSED] 0x7D41 (METEORLAKE)
[15:39:42] [PASSED] 0x7D67 (METEORLAKE)
[15:39:42] [PASSED] 0xB640 (METEORLAKE)
[15:39:42] [PASSED] 0x56A0 (DG2)
[15:39:42] [PASSED] 0x56A1 (DG2)
[15:39:42] [PASSED] 0x56A2 (DG2)
[15:39:42] [PASSED] 0x56BE (DG2)
[15:39:42] [PASSED] 0x56BF (DG2)
[15:39:42] [PASSED] 0x5690 (DG2)
[15:39:42] [PASSED] 0x5691 (DG2)
[15:39:42] [PASSED] 0x5692 (DG2)
[15:39:42] [PASSED] 0x56A5 (DG2)
[15:39:42] [PASSED] 0x56A6 (DG2)
[15:39:42] [PASSED] 0x56B0 (DG2)
[15:39:42] [PASSED] 0x56B1 (DG2)
[15:39:42] [PASSED] 0x56BA (DG2)
[15:39:42] [PASSED] 0x56BB (DG2)
[15:39:42] [PASSED] 0x56BC (DG2)
[15:39:42] [PASSED] 0x56BD (DG2)
[15:39:42] [PASSED] 0x5693 (DG2)
[15:39:42] [PASSED] 0x5694 (DG2)
[15:39:42] [PASSED] 0x5695 (DG2)
[15:39:42] [PASSED] 0x56A3 (DG2)
[15:39:42] [PASSED] 0x56A4 (DG2)
[15:39:42] [PASSED] 0x56B2 (DG2)
[15:39:42] [PASSED] 0x56B3 (DG2)
[15:39:42] [PASSED] 0x5696 (DG2)
[15:39:42] [PASSED] 0x5697 (DG2)
[15:39:42] [PASSED] 0xB69 (PVC)
[15:39:42] [PASSED] 0xB6E (PVC)
[15:39:42] [PASSED] 0xBD4 (PVC)
[15:39:42] [PASSED] 0xBD5 (PVC)
[15:39:42] [PASSED] 0xBD6 (PVC)
[15:39:42] [PASSED] 0xBD7 (PVC)
[15:39:42] [PASSED] 0xBD8 (PVC)
[15:39:42] [PASSED] 0xBD9 (PVC)
[15:39:42] [PASSED] 0xBDA (PVC)
[15:39:42] [PASSED] 0xBDB (PVC)
[15:39:42] [PASSED] 0xBE0 (PVC)
[15:39:42] [PASSED] 0xBE1 (PVC)
[15:39:42] [PASSED] 0xBE5 (PVC)
[15:39:42] [PASSED] 0x7D40 (METEORLAKE)
[15:39:42] [PASSED] 0x7D45 (METEORLAKE)
[15:39:42] [PASSED] 0x7D55 (METEORLAKE)
[15:39:42] [PASSED] 0x7D60 (METEORLAKE)
[15:39:42] [PASSED] 0x7DD5 (METEORLAKE)
[15:39:42] [PASSED] 0x6420 (LUNARLAKE)
[15:39:42] [PASSED] 0x64A0 (LUNARLAKE)
[15:39:42] [PASSED] 0x64B0 (LUNARLAKE)
[15:39:42] [PASSED] 0xE202 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE209 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE20B (BATTLEMAGE)
[15:39:42] [PASSED] 0xE20C (BATTLEMAGE)
[15:39:42] [PASSED] 0xE20D (BATTLEMAGE)
[15:39:42] [PASSED] 0xE210 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE211 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE212 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE216 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE220 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE221 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE222 (BATTLEMAGE)
[15:39:42] [PASSED] 0xE223 (BATTLEMAGE)
[15:39:42] [PASSED] 0xB080 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB081 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB082 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB083 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB084 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB085 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB086 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB087 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB08F (PANTHERLAKE)
[15:39:42] [PASSED] 0xB090 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB0A0 (PANTHERLAKE)
[15:39:42] [PASSED] 0xB0B0 (PANTHERLAKE)
[15:39:42] [PASSED] 0xFD80 (PANTHERLAKE)
[15:39:42] [PASSED] 0xFD81 (PANTHERLAKE)
[15:39:42] [PASSED] 0xD740 (NOVALAKE_S)
[15:39:42] [PASSED] 0xD741 (NOVALAKE_S)
[15:39:42] [PASSED] 0xD742 (NOVALAKE_S)
[15:39:42] [PASSED] 0xD743 (NOVALAKE_S)
[15:39:42] [PASSED] 0xD745 (NOVALAKE_S)
[15:39:42] [PASSED] 0xD74A (NOVALAKE_S)
[15:39:42] [PASSED] 0xD74B (NOVALAKE_S)
[15:39:42] [PASSED] 0x674C (CRESCENTISLAND)
[15:39:42] [PASSED] 0x674D (CRESCENTISLAND)
[15:39:42] [PASSED] 0x674E (CRESCENTISLAND)
[15:39:42] [PASSED] 0x674F (CRESCENTISLAND)
[15:39:42] [PASSED] 0x6750 (CRESCENTISLAND)
[15:39:42] [PASSED] 0xD750 (NOVALAKE_P)
[15:39:42] [PASSED] 0xD751 (NOVALAKE_P)
[15:39:42] [PASSED] 0xD752 (NOVALAKE_P)
[15:39:42] [PASSED] 0xD753 (NOVALAKE_P)
[15:39:42] [PASSED] 0xD754 (NOVALAKE_P)
[15:39:42] [PASSED] 0xD755 (NOVALAKE_P)
[15:39:42] [PASSED] 0xD756 (NOVALAKE_P)
[15:39:42] [PASSED] 0xD757 (NOVALAKE_P)
[15:39:42] [PASSED] 0xD75F (NOVALAKE_P)
[15:39:42] =============== [PASSED] check_platform_desc ===============
[15:39:42] ===================== [PASSED] xe_pci ======================
[15:39:42] ============= xe_rtp_tables_test (4 subtests) ==============
[15:39:42] ================== xe_rtp_table_gt_test ===================
[15:39:42] [PASSED] gt_was/14011060649
[15:39:42] [PASSED] gt_was/14011059788
[15:39:42] [PASSED] gt_was/14015795083
[15:39:42] [PASSED] gt_was/16021867713
[15:39:42] [PASSED] gt_was/14019449301
[15:39:42] [PASSED] gt_was/16028005424
[15:39:42] [PASSED] gt_was/14026578760
[15:39:42] [PASSED] gt_was/1409420604
[15:39:42] [PASSED] gt_was/1408615072
[15:39:42] [PASSED] gt_was/22010523718
[15:39:42] [PASSED] gt_was/14011006942
[15:39:42] [PASSED] gt_was/14014830051
[15:39:42] [PASSED] gt_was/18018781329
[15:39:42] [PASSED] gt_was/1509235366
[15:39:42] [PASSED] gt_was/18018781329
[15:39:42] [PASSED] gt_was/16016694945
[15:39:42] [PASSED] gt_was/14018575942
[15:39:42] [PASSED] gt_was/22016670082
[15:39:42] [PASSED] gt_was/22016670082
[15:39:42] [PASSED] gt_was/14017421178
[15:39:42] [PASSED] gt_was/16025250150
[15:39:42] [PASSED] gt_was/14021871409
[15:39:42] [PASSED] gt_was/16021865536
[15:39:42] [PASSED] gt_was/14021486841
[15:39:42] [PASSED] gt_was/14025160223
[15:39:42] [PASSED] gt_was/14026144927, 16029437861, 14026127056
[15:39:42] [PASSED] gt_was/14025635424
[15:39:42] [PASSED] gt_was/16028005424
[15:39:42] ============== [PASSED] xe_rtp_table_gt_test ===============
[15:39:42] ================== xe_rtp_table_gt_test ===================
[15:39:42] [PASSED] gt_tunings/Tuning: Blend Fill Caching Optimization Disable
[15:39:42] [PASSED] gt_tunings/Tuning: 32B Access Enable
[15:39:42] [PASSED] gt_tunings/Tuning: L3 cache
[15:39:42] [PASSED] gt_tunings/Tuning: L3 cache - media
[15:39:42] [PASSED] gt_tunings/Tuning: Compression Overfetch
[15:39:42] [PASSED] gt_tunings/Tuning: Compression Overfetch - media
[15:39:42] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3
[15:39:42] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3 - media
[15:39:42] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only
[15:39:42] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only - media
[15:39:42] [PASSED] gt_tunings/Tuning: Stateless compression control
[15:39:42] [PASSED] gt_tunings/Tuning: Stateless compression control - media
[15:39:42] [PASSED] gt_tunings/Tuning: L3 RW flush all Cache
[15:39:42] [PASSED] gt_tunings/Tuning: L3 RW flush all cache - media
[15:39:42] [PASSED] gt_tunings/Tuning: Set STLB Bank Hash Mode to 4KB
[15:39:42] ============== [PASSED] xe_rtp_table_gt_test ===============
[15:39:42] ================== xe_rtp_table_oob_test ==================
[15:39:42] [PASSED] oob_was/1607983814
[15:39:42] [PASSED] oob_was/16010904313
[15:39:42] [PASSED] oob_was/18022495364
[15:39:42] [PASSED] oob_was/22012773006
[15:39:42] [PASSED] oob_was/14014475959
[15:39:42] [PASSED] oob_was/22011391025
[15:39:42] [PASSED] oob_was/22012727170
[15:39:42] [PASSED] oob_was/22012727685
[15:39:42] [PASSED] oob_was/22016596838
[15:39:42] [PASSED] oob_was/18020744125
[15:39:42] [PASSED] oob_was/1409600907
[15:39:42] [PASSED] oob_was/22014953428
[15:39:42] [PASSED] oob_was/16017236439
[15:39:42] [PASSED] oob_was/14019821291
[15:39:42] [PASSED] oob_was/14015076503
[15:39:42] [PASSED] oob_was/14018913170
[15:39:42] [PASSED] oob_was/14018094691
[15:39:42] [PASSED] oob_was/18024947630
[15:39:42] [PASSED] oob_was/16022287689
[15:39:42] [PASSED] oob_was/13011645652
[15:39:42] [PASSED] oob_was/14022293748
[15:39:42] [PASSED] oob_was/22019794406
[15:39:42] [PASSED] oob_was/22019338487
[15:39:42] [PASSED] oob_was/16023588340
[15:39:42] [PASSED] oob_was/14019789679
[15:39:42] [PASSED] oob_was/14022866841
[15:39:42] [PASSED] oob_was/16021333562
[15:39:42] [PASSED] oob_was/14016712196
[15:39:42] [PASSED] oob_was/14015568240
[15:39:42] [PASSED] oob_was/18013179988
[15:39:42] [PASSED] oob_was/1508761755
[15:39:42] [PASSED] oob_was/16023105232
[15:39:42] [PASSED] oob_was/16026508708
[15:39:42] [PASSED] oob_was/14020001231
[15:39:42] [PASSED] oob_was/16023683509
[15:39:42] [PASSED] oob_was/14025515070
[15:39:42] [PASSED] oob_was/15015404425_disable
[15:39:42] [PASSED] oob_was/16026007364
[15:39:42] [PASSED] oob_was/14020316580
[15:39:42] [PASSED] oob_was/14025883347
[15:39:42] [PASSED] oob_was/16029380221
[15:39:42] ============== [PASSED] xe_rtp_table_oob_test ==============
[15:39:42] ================ xe_rtp_table_dev_oob_test ================
[15:39:42] [PASSED] device_oob_was/22010954014
[15:39:42] [PASSED] device_oob_was/15015404425
[15:39:42] [PASSED] device_oob_was/22019338487_display
[15:39:42] [PASSED] device_oob_was/14022085890
[15:39:42] [PASSED] device_oob_was/14026539277
[15:39:42] [PASSED] device_oob_was/14026633728
[15:39:42] [PASSED] device_oob_was/14026746987
[15:39:42] [PASSED] device_oob_was/14026779378
[15:39:42] ============ [PASSED] xe_rtp_table_dev_oob_test ============
[15:39:42] =============== [PASSED] xe_rtp_tables_test ================
[15:39:42] =================== xe_rtp (3 subtests) ====================
[15:39:42] =================== xe_rtp_rules_tests ====================
[15:39:42] [PASSED] no
[15:39:42] [PASSED] yes
[15:39:42] [PASSED] no-and-no
[15:39:42] [PASSED] no-and-yes
[15:39:42] [PASSED] yes-and-no
[15:39:42] [PASSED] yes-and-yes
[15:39:42] [PASSED] no-or-no
[15:39:42] [PASSED] no-or-yes
[15:39:42] [PASSED] yes-or-no
[15:39:42] [PASSED] yes-or-yes
[15:39:42] [PASSED] no-yes-or-yes-no
[15:39:42] [PASSED] no-yes-or-yes-yes
[15:39:42] [PASSED] yes-yes-or-no-yes
[15:39:42] [PASSED] yes-yes-or-yes-yes
[15:39:42] [PASSED] no-no-or-yes-or-no
[15:39:42] [PASSED] or
[15:39:42] [PASSED] or-yes
[15:39:42] [PASSED] or-no
[15:39:42] [PASSED] yes-or
[15:39:42] [PASSED] no-or
[15:39:42] [PASSED] no-or-or-yes
[15:39:42] [PASSED] yes-or-or-no
[15:39:42] [PASSED] no-or-or-no
[15:39:42] [PASSED] missing-context-engine-class
[15:39:42] [PASSED] missing-context-engine-class-or-yes
[15:39:42] [PASSED] missing-context-engine-class-or-or-yes
[15:39:42] =============== [PASSED] xe_rtp_rules_tests ================
[15:39:42] =============== xe_rtp_process_to_sr_tests ================
[15:39:42] [PASSED] coalesce-same-reg
[15:39:42] [PASSED] coalesce-same-reg-literal-and-func
[15:39:42] [PASSED] no-match-no-add
[15:39:42] [PASSED] two-regs-two-entries
[15:39:42] [PASSED] clr-one-set-other
[15:39:42] [PASSED] set-field
[15:39:42] [PASSED] conflict-duplicate
[15:39:42] [PASSED] conflict-not-disjoint
[15:39:42] [PASSED] conflict-not-disjoint-literal-and-func
[15:39:42] [PASSED] conflict-reg-type
[15:39:42] [PASSED] bad-mcr-reg-forced-to-regular
[15:39:42] [PASSED] bad-regular-reg-forced-to-mcr
[15:39:42] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[15:39:42] ================== xe_rtp_process_tests ===================
[15:39:42] [PASSED] active1
[15:39:42] [PASSED] active2
[15:39:42] [PASSED] active-inactive
[15:39:42] [PASSED] inactive-active
[15:39:42] [PASSED] inactive-active-inactive
[15:39:42] [PASSED] inactive-inactive-inactive
[15:39:42] ============== [PASSED] xe_rtp_process_tests ===============
[15:39:42] ===================== [PASSED] xe_rtp ======================
[15:39:42] ==================== xe_wa (1 subtest) =====================
[15:39:42] ======================== xe_wa_gt =========================
[15:39:42] [PASSED] TIGERLAKE B0
[15:39:42] [PASSED] DG1 A0
[15:39:42] [PASSED] DG1 B0
[15:39:42] [PASSED] ALDERLAKE_S A0
[15:39:42] [PASSED] ALDERLAKE_S B0
[15:39:42] [PASSED] ALDERLAKE_S C0
[15:39:42] [PASSED] ALDERLAKE_S D0
[15:39:42] [PASSED] ALDERLAKE_P A0
[15:39:42] [PASSED] ALDERLAKE_P B0
[15:39:42] [PASSED] ALDERLAKE_P C0
[15:39:42] [PASSED] ALDERLAKE_S RPLS D0
[15:39:42] [PASSED] ALDERLAKE_P RPLU E0
[15:39:42] [PASSED] DG2 G10 C0
[15:39:42] [PASSED] DG2 G11 B1
[15:39:42] [PASSED] DG2 G12 A1
[15:39:42] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[15:39:42] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[15:39:42] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[15:39:42] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[15:39:42] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[15:39:42] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[15:39:42] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[15:39:42] ==================== [PASSED] xe_wa_gt =====================
[15:39:42] ====================== [PASSED] xe_wa ======================
[15:39:42] ============================================================
[15:39:42] Testing complete. Ran 719 tests: passed: 701, skipped: 18
[15:39:42] Elapsed time: 36.262s total, 4.313s configuring, 31.283s building, 0.653s running
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[15:39:42] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[15:39:43] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[15:40:08] Starting KUnit Kernel (1/1)...
[15:40:08] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[15:40:08] ============ drm_test_pick_cmdline (2 subtests) ============
[15:40:08] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[15:40:08] =============== drm_test_pick_cmdline_named ===============
[15:40:08] [PASSED] NTSC
[15:40:08] [PASSED] NTSC-J
[15:40:08] [PASSED] PAL
[15:40:08] [PASSED] PAL-M
[15:40:08] =========== [PASSED] drm_test_pick_cmdline_named ===========
[15:40:08] ============== [PASSED] drm_test_pick_cmdline ==============
[15:40:08] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[15:40:08] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[15:40:08] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[15:40:08] =========== drm_validate_clone_mode (2 subtests) ===========
[15:40:08] ============== drm_test_check_in_clone_mode ===============
[15:40:08] [PASSED] in_clone_mode
[15:40:08] [PASSED] not_in_clone_mode
[15:40:08] ========== [PASSED] drm_test_check_in_clone_mode ===========
[15:40:08] =============== drm_test_check_valid_clones ===============
[15:40:08] [PASSED] not_in_clone_mode
[15:40:08] [PASSED] valid_clone
[15:40:08] [PASSED] invalid_clone
[15:40:08] =========== [PASSED] drm_test_check_valid_clones ===========
[15:40:08] ============= [PASSED] drm_validate_clone_mode =============
[15:40:08] ============= drm_validate_modeset (1 subtest) =============
[15:40:08] [PASSED] drm_test_check_connector_changed_modeset
[15:40:08] ============== [PASSED] drm_validate_modeset ===============
[15:40:08] ====== drm_test_bridge_get_current_state (2 subtests) ======
[15:40:08] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[15:40:08] [PASSED] drm_test_drm_bridge_get_current_state_legacy
[15:40:08] ======== [PASSED] drm_test_bridge_get_current_state ========
[15:40:08] ====== drm_test_bridge_helper_reset_crtc (4 subtests) ======
[15:40:08] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[15:40:08] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[15:40:08] [PASSED] drm_test_drm_bridge_helper_reset_crtc_legacy
[15:40:08] [PASSED] drm_test_drm_bridge_helper_hdmi_output_bus_fmts
[15:40:08] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[15:40:08] ============== drm_bridge_alloc (2 subtests) ===============
[15:40:08] [PASSED] drm_test_drm_bridge_alloc_basic
[15:40:08] [PASSED] drm_test_drm_bridge_alloc_get_put
[15:40:08] ================ [PASSED] drm_bridge_alloc =================
[15:40:08] ============= drm_bridge_bus_fmt (5 subtests) ==============
[15:40:08] [PASSED] drm_test_bridge_rgb_yuv_rgb
[15:40:08] [PASSED] drm_test_bridge_must_convert_to_yuv444
[15:40:08] [PASSED] drm_test_bridge_hdmi_auto_rgb
[15:40:08] [PASSED] drm_test_bridge_auto_first
[15:40:08] [PASSED] drm_test_bridge_rgb_yuv_no_path
[15:40:08] =============== [PASSED] drm_bridge_bus_fmt ================
[15:40:08] ============= drm_cmdline_parser (40 subtests) =============
[15:40:08] [PASSED] drm_test_cmdline_force_d_only
[15:40:08] [PASSED] drm_test_cmdline_force_D_only_dvi
[15:40:08] [PASSED] drm_test_cmdline_force_D_only_hdmi
[15:40:08] [PASSED] drm_test_cmdline_force_D_only_not_digital
[15:40:08] [PASSED] drm_test_cmdline_force_e_only
[15:40:08] [PASSED] drm_test_cmdline_res
[15:40:08] [PASSED] drm_test_cmdline_res_vesa
[15:40:08] [PASSED] drm_test_cmdline_res_vesa_rblank
[15:40:08] [PASSED] drm_test_cmdline_res_rblank
[15:40:08] [PASSED] drm_test_cmdline_res_bpp
[15:40:08] [PASSED] drm_test_cmdline_res_refresh
[15:40:08] [PASSED] drm_test_cmdline_res_bpp_refresh
[15:40:08] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[15:40:08] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[15:40:08] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[15:40:08] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[15:40:08] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[15:40:08] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[15:40:08] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[15:40:08] [PASSED] drm_test_cmdline_res_margins_force_on
[15:40:08] [PASSED] drm_test_cmdline_res_vesa_margins
[15:40:08] [PASSED] drm_test_cmdline_name
[15:40:08] [PASSED] drm_test_cmdline_name_bpp
[15:40:08] [PASSED] drm_test_cmdline_name_option
[15:40:08] [PASSED] drm_test_cmdline_name_bpp_option
[15:40:08] [PASSED] drm_test_cmdline_rotate_0
[15:40:08] [PASSED] drm_test_cmdline_rotate_90
[15:40:08] [PASSED] drm_test_cmdline_rotate_180
[15:40:08] [PASSED] drm_test_cmdline_rotate_270
[15:40:08] [PASSED] drm_test_cmdline_hmirror
[15:40:08] [PASSED] drm_test_cmdline_vmirror
[15:40:08] [PASSED] drm_test_cmdline_margin_options
[15:40:08] [PASSED] drm_test_cmdline_multiple_options
[15:40:08] [PASSED] drm_test_cmdline_bpp_extra_and_option
[15:40:08] [PASSED] drm_test_cmdline_extra_and_option
[15:40:08] [PASSED] drm_test_cmdline_freestanding_options
[15:40:08] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[15:40:08] [PASSED] drm_test_cmdline_panel_orientation
[15:40:08] ================ drm_test_cmdline_invalid =================
[15:40:08] [PASSED] margin_only
[15:40:08] [PASSED] interlace_only
[15:40:08] [PASSED] res_missing_x
[15:40:08] [PASSED] res_missing_y
[15:40:08] [PASSED] res_bad_y
[15:40:08] [PASSED] res_missing_y_bpp
[15:40:08] [PASSED] res_bad_bpp
[15:40:08] [PASSED] res_bad_refresh
[15:40:08] [PASSED] res_bpp_refresh_force_on_off
[15:40:08] [PASSED] res_invalid_mode
[15:40:08] [PASSED] res_bpp_wrong_place_mode
[15:40:08] [PASSED] name_bpp_refresh
[15:40:08] [PASSED] name_refresh
[15:40:08] [PASSED] name_refresh_wrong_mode
[15:40:08] [PASSED] name_refresh_invalid_mode
[15:40:08] [PASSED] rotate_multiple
[15:40:08] [PASSED] rotate_invalid_val
[15:40:08] [PASSED] rotate_truncated
[15:40:08] [PASSED] invalid_option
[15:40:08] [PASSED] invalid_tv_option
[15:40:08] [PASSED] truncated_tv_option
[15:40:08] ============ [PASSED] drm_test_cmdline_invalid =============
[15:40:08] =============== drm_test_cmdline_tv_options ===============
[15:40:08] [PASSED] NTSC
[15:40:08] [PASSED] NTSC_443
[15:40:08] [PASSED] NTSC_J
[15:40:08] [PASSED] PAL
[15:40:08] [PASSED] PAL_M
[15:40:08] [PASSED] PAL_N
[15:40:08] [PASSED] SECAM
[15:40:08] [PASSED] MONO_525
[15:40:08] [PASSED] MONO_625
[15:40:08] =========== [PASSED] drm_test_cmdline_tv_options ===========
[15:40:08] =============== [PASSED] drm_cmdline_parser ================
[15:40:08] ========== drmm_connector_hdmi_init (20 subtests) ==========
[15:40:08] [PASSED] drm_test_connector_hdmi_init_valid
[15:40:08] [PASSED] drm_test_connector_hdmi_init_bpc_8
[15:40:08] [PASSED] drm_test_connector_hdmi_init_bpc_10
[15:40:08] [PASSED] drm_test_connector_hdmi_init_bpc_12
[15:40:08] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[15:40:08] [PASSED] drm_test_connector_hdmi_init_bpc_null
[15:40:08] [PASSED] drm_test_connector_hdmi_init_formats_empty
[15:40:08] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[15:40:08] === drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[15:40:08] [PASSED] supported_formats=0x9 yuv420_allowed=1
[15:40:08] [PASSED] supported_formats=0x9 yuv420_allowed=0
[15:40:08] [PASSED] supported_formats=0x5 yuv420_allowed=1
[15:40:08] [PASSED] supported_formats=0x5 yuv420_allowed=0
[15:40:08] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[15:40:08] [PASSED] drm_test_connector_hdmi_init_null_ddc
[15:40:08] [PASSED] drm_test_connector_hdmi_init_null_product
[15:40:08] [PASSED] drm_test_connector_hdmi_init_null_vendor
[15:40:08] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[15:40:08] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[15:40:08] [PASSED] drm_test_connector_hdmi_init_product_valid
[15:40:08] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[15:40:08] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[15:40:08] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[15:40:08] ========= drm_test_connector_hdmi_init_type_valid =========
[15:40:08] [PASSED] HDMI-A
[15:40:08] [PASSED] HDMI-B
[15:40:08] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[15:40:08] ======== drm_test_connector_hdmi_init_type_invalid ========
[15:40:08] [PASSED] Unknown
[15:40:08] [PASSED] VGA
[15:40:08] [PASSED] DVI-I
[15:40:08] [PASSED] DVI-D
[15:40:08] [PASSED] DVI-A
[15:40:08] [PASSED] Composite
[15:40:08] [PASSED] SVIDEO
[15:40:08] [PASSED] LVDS
[15:40:08] [PASSED] Component
[15:40:08] [PASSED] DIN
[15:40:08] [PASSED] DP
[15:40:08] [PASSED] TV
[15:40:08] [PASSED] eDP
[15:40:08] [PASSED] Virtual
[15:40:08] [PASSED] DSI
[15:40:08] [PASSED] DPI
[15:40:08] [PASSED] Writeback
[15:40:08] [PASSED] SPI
[15:40:08] [PASSED] USB
[15:40:08] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[15:40:08] ============ [PASSED] drmm_connector_hdmi_init =============
[15:40:08] ============= drmm_connector_init (3 subtests) =============
[15:40:08] [PASSED] drm_test_drmm_connector_init
[15:40:08] [PASSED] drm_test_drmm_connector_init_null_ddc
[15:40:08] ========= drm_test_drmm_connector_init_type_valid =========
[15:40:08] [PASSED] Unknown
[15:40:08] [PASSED] VGA
[15:40:08] [PASSED] DVI-I
[15:40:08] [PASSED] DVI-D
[15:40:08] [PASSED] DVI-A
[15:40:08] [PASSED] Composite
[15:40:08] [PASSED] SVIDEO
[15:40:08] [PASSED] LVDS
[15:40:08] [PASSED] Component
[15:40:08] [PASSED] DIN
[15:40:08] [PASSED] DP
[15:40:08] [PASSED] HDMI-A
[15:40:08] [PASSED] HDMI-B
[15:40:08] [PASSED] TV
[15:40:08] [PASSED] eDP
[15:40:08] [PASSED] Virtual
[15:40:08] [PASSED] DSI
[15:40:08] [PASSED] DPI
[15:40:08] [PASSED] Writeback
[15:40:08] [PASSED] SPI
[15:40:08] [PASSED] USB
[15:40:08] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[15:40:08] =============== [PASSED] drmm_connector_init ===============
[15:40:08] ========= drm_connector_dynamic_init (6 subtests) ==========
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_init
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_init_properties
[15:40:08] ===== drm_test_drm_connector_dynamic_init_type_valid ======
[15:40:08] [PASSED] Unknown
[15:40:08] [PASSED] VGA
[15:40:08] [PASSED] DVI-I
[15:40:08] [PASSED] DVI-D
[15:40:08] [PASSED] DVI-A
[15:40:08] [PASSED] Composite
[15:40:08] [PASSED] SVIDEO
[15:40:08] [PASSED] LVDS
[15:40:08] [PASSED] Component
[15:40:08] [PASSED] DIN
[15:40:08] [PASSED] DP
[15:40:08] [PASSED] HDMI-A
[15:40:08] [PASSED] HDMI-B
[15:40:08] [PASSED] TV
[15:40:08] [PASSED] eDP
[15:40:08] [PASSED] Virtual
[15:40:08] [PASSED] DSI
[15:40:08] [PASSED] DPI
[15:40:08] [PASSED] Writeback
[15:40:08] [PASSED] SPI
[15:40:08] [PASSED] USB
[15:40:08] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[15:40:08] ======== drm_test_drm_connector_dynamic_init_name =========
[15:40:08] [PASSED] Unknown
[15:40:08] [PASSED] VGA
[15:40:08] [PASSED] DVI-I
[15:40:08] [PASSED] DVI-D
[15:40:08] [PASSED] DVI-A
[15:40:08] [PASSED] Composite
[15:40:08] [PASSED] SVIDEO
[15:40:08] [PASSED] LVDS
[15:40:08] [PASSED] Component
[15:40:08] [PASSED] DIN
[15:40:08] [PASSED] DP
[15:40:08] [PASSED] HDMI-A
[15:40:08] [PASSED] HDMI-B
[15:40:08] [PASSED] TV
[15:40:08] [PASSED] eDP
[15:40:08] [PASSED] Virtual
[15:40:08] [PASSED] DSI
[15:40:08] [PASSED] DPI
[15:40:08] [PASSED] Writeback
[15:40:08] [PASSED] SPI
[15:40:08] [PASSED] USB
[15:40:08] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[15:40:08] =========== [PASSED] drm_connector_dynamic_init ============
[15:40:08] ==== drm_connector_dynamic_register_early (4 subtests) =====
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[15:40:08] ====== [PASSED] drm_connector_dynamic_register_early =======
[15:40:08] ======= drm_connector_dynamic_register (7 subtests) ========
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[15:40:08] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[15:40:08] ========= [PASSED] drm_connector_dynamic_register ==========
[15:40:08] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[15:40:08] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[15:40:08] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[15:40:08] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[15:40:08] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[15:40:08] ========== drm_test_get_tv_mode_from_name_valid ===========
[15:40:08] [PASSED] NTSC
[15:40:08] [PASSED] NTSC-443
[15:40:08] [PASSED] NTSC-J
[15:40:08] [PASSED] PAL
[15:40:08] [PASSED] PAL-M
[15:40:08] [PASSED] PAL-N
[15:40:08] [PASSED] SECAM
[15:40:08] [PASSED] Mono
[15:40:08] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[15:40:08] [PASSED] drm_test_get_tv_mode_from_name_truncated
[15:40:08] ============ [PASSED] drm_get_tv_mode_from_name ============
[15:40:08] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[15:40:08] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[15:40:08] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[15:40:08] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[15:40:08] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[15:40:08] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[15:40:08] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[15:40:08] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid =
[15:40:08] [PASSED] VIC 96
[15:40:08] [PASSED] VIC 97
[15:40:08] [PASSED] VIC 101
[15:40:08] [PASSED] VIC 102
[15:40:08] [PASSED] VIC 106
[15:40:08] [PASSED] VIC 107
[15:40:08] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[15:40:08] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[15:40:08] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[15:40:08] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[15:40:08] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[15:40:08] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[15:40:08] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[15:40:08] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[15:40:08] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name ====
[15:40:08] [PASSED] Automatic
[15:40:08] [PASSED] Full
[15:40:08] [PASSED] Limited 16:235
[15:40:08] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[15:40:08] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[15:40:08] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[15:40:08] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[15:40:08] === drm_test_drm_hdmi_connector_get_output_format_name ====
[15:40:08] [PASSED] RGB
[15:40:08] [PASSED] YUV 4:2:0
[15:40:08] [PASSED] YUV 4:2:2
[15:40:08] [PASSED] YUV 4:4:4
[15:40:08] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[15:40:08] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[15:40:08] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[15:40:08] ============= drm_damage_helper (21 subtests) ==============
[15:40:08] [PASSED] drm_test_damage_iter_no_damage
[15:40:08] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[15:40:08] [PASSED] drm_test_damage_iter_no_damage_src_moved
[15:40:08] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[15:40:08] [PASSED] drm_test_damage_iter_no_damage_not_visible
[15:40:08] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[15:40:08] [PASSED] drm_test_damage_iter_no_damage_no_fb
[15:40:08] [PASSED] drm_test_damage_iter_simple_damage
[15:40:08] [PASSED] drm_test_damage_iter_single_damage
[15:40:08] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[15:40:08] [PASSED] drm_test_damage_iter_single_damage_outside_src
[15:40:08] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[15:40:08] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[15:40:08] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[15:40:08] [PASSED] drm_test_damage_iter_single_damage_src_moved
[15:40:08] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[15:40:08] [PASSED] drm_test_damage_iter_damage
[15:40:08] [PASSED] drm_test_damage_iter_damage_one_intersect
[15:40:08] [PASSED] drm_test_damage_iter_damage_one_outside
[15:40:08] [PASSED] drm_test_damage_iter_damage_src_moved
[15:40:08] [PASSED] drm_test_damage_iter_damage_not_visible
[15:40:08] ================ [PASSED] drm_damage_helper ================
[15:40:08] ============== drm_dp_mst_helper (3 subtests) ==============
[15:40:08] ============== drm_test_dp_mst_calc_pbn_mode ==============
[15:40:08] [PASSED] Clock 154000 BPP 30 DSC disabled
[15:40:08] [PASSED] Clock 234000 BPP 30 DSC disabled
[15:40:08] [PASSED] Clock 297000 BPP 24 DSC disabled
[15:40:08] [PASSED] Clock 332880 BPP 24 DSC enabled
[15:40:08] [PASSED] Clock 324540 BPP 24 DSC enabled
[15:40:08] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[15:40:08] ============== drm_test_dp_mst_calc_pbn_div ===============
[15:40:08] [PASSED] Link rate 2000000 lane count 4
[15:40:08] [PASSED] Link rate 2000000 lane count 2
[15:40:08] [PASSED] Link rate 2000000 lane count 1
[15:40:08] [PASSED] Link rate 1350000 lane count 4
[15:40:08] [PASSED] Link rate 1350000 lane count 2
[15:40:08] [PASSED] Link rate 1350000 lane count 1
[15:40:08] [PASSED] Link rate 1000000 lane count 4
[15:40:08] [PASSED] Link rate 1000000 lane count 2
[15:40:08] [PASSED] Link rate 1000000 lane count 1
[15:40:08] [PASSED] Link rate 810000 lane count 4
[15:40:08] [PASSED] Link rate 810000 lane count 2
[15:40:08] [PASSED] Link rate 810000 lane count 1
[15:40:08] [PASSED] Link rate 540000 lane count 4
[15:40:08] [PASSED] Link rate 540000 lane count 2
[15:40:08] [PASSED] Link rate 540000 lane count 1
[15:40:08] [PASSED] Link rate 270000 lane count 4
[15:40:08] [PASSED] Link rate 270000 lane count 2
[15:40:08] [PASSED] Link rate 270000 lane count 1
[15:40:08] [PASSED] Link rate 162000 lane count 4
[15:40:08] [PASSED] Link rate 162000 lane count 2
[15:40:08] [PASSED] Link rate 162000 lane count 1
[15:40:08] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[15:40:08] ========= drm_test_dp_mst_sideband_msg_req_decode =========
[15:40:08] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[15:40:08] [PASSED] DP_POWER_UP_PHY with port number
[15:40:08] [PASSED] DP_POWER_DOWN_PHY with port number
[15:40:08] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[15:40:08] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[15:40:08] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[15:40:08] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[15:40:08] [PASSED] DP_QUERY_PAYLOAD with port number
[15:40:08] [PASSED] DP_QUERY_PAYLOAD with VCPI
[15:40:08] [PASSED] DP_REMOTE_DPCD_READ with port number
[15:40:08] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[15:40:08] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[15:40:08] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[15:40:08] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[15:40:08] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[15:40:08] [PASSED] DP_REMOTE_I2C_READ with port number
[15:40:08] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[15:40:08] [PASSED] DP_REMOTE_I2C_READ with transactions array
[15:40:08] [PASSED] DP_REMOTE_I2C_WRITE with port number
[15:40:08] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[15:40:08] [PASSED] DP_REMOTE_I2C_WRITE with data array
[15:40:08] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[15:40:08] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[15:40:08] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[15:40:08] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[15:40:08] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[15:40:08] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[15:40:08] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[15:40:08] ================ [PASSED] drm_dp_mst_helper ================
[15:40:08] ================== drm_exec (7 subtests) ===================
[15:40:08] [PASSED] sanitycheck
[15:40:08] [PASSED] test_lock
[15:40:08] [PASSED] test_lock_unlock
[15:40:08] [PASSED] test_duplicates
[15:40:08] [PASSED] test_prepare
[15:40:08] [PASSED] test_prepare_array
[15:40:08] [PASSED] test_multiple_loops
[15:40:08] ==================== [PASSED] drm_exec =====================
[15:40:08] =========== drm_format_helper_test (17 subtests) ===========
[15:40:08] ============== drm_test_fb_xrgb8888_to_gray8 ==============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[15:40:08] ============= drm_test_fb_xrgb8888_to_rgb332 ==============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[15:40:08] ============= drm_test_fb_xrgb8888_to_rgb565 ==============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[15:40:08] ============ drm_test_fb_xrgb8888_to_xrgb1555 =============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[15:40:08] ============ drm_test_fb_xrgb8888_to_argb1555 =============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[15:40:08] ============ drm_test_fb_xrgb8888_to_rgba5551 =============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[15:40:08] ============= drm_test_fb_xrgb8888_to_rgb888 ==============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[15:40:08] ============= drm_test_fb_xrgb8888_to_bgr888 ==============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[15:40:08] ============ drm_test_fb_xrgb8888_to_argb8888 =============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[15:40:08] =========== drm_test_fb_xrgb8888_to_xrgb2101010 ===========
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[15:40:08] =========== drm_test_fb_xrgb8888_to_argb2101010 ===========
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[15:40:08] ============== drm_test_fb_xrgb8888_to_mono ===============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[15:40:08] ==================== drm_test_fb_swab =====================
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ================ [PASSED] drm_test_fb_swab =================
[15:40:08] ============ drm_test_fb_xrgb8888_to_xbgr8888 =============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[15:40:08] ============ drm_test_fb_xrgb8888_to_abgr8888 =============
[15:40:08] [PASSED] single_pixel_source_buffer
[15:40:08] [PASSED] single_pixel_clip_rectangle
[15:40:08] [PASSED] well_known_colors
[15:40:08] [PASSED] destination_pitch
[15:40:08] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[15:40:08] ================= drm_test_fb_clip_offset =================
[15:40:08] [PASSED] pass through
[15:40:08] [PASSED] horizontal offset
[15:40:08] [PASSED] vertical offset
[15:40:08] [PASSED] horizontal and vertical offset
[15:40:08] [PASSED] horizontal offset (custom pitch)
[15:40:08] [PASSED] vertical offset (custom pitch)
[15:40:08] [PASSED] horizontal and vertical offset (custom pitch)
[15:40:08] ============= [PASSED] drm_test_fb_clip_offset =============
[15:40:08] =================== drm_test_fb_memcpy ====================
[15:40:08] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[15:40:08] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[15:40:08] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[15:40:08] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[15:40:08] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[15:40:08] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[15:40:08] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[15:40:08] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[15:40:08] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[15:40:08] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[15:40:08] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[15:40:08] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[15:40:08] =============== [PASSED] drm_test_fb_memcpy ================
[15:40:08] ============= [PASSED] drm_format_helper_test ==============
[15:40:08] ================= drm_format (18 subtests) =================
[15:40:08] [PASSED] drm_test_format_block_width_invalid
[15:40:08] [PASSED] drm_test_format_block_width_one_plane
[15:40:08] [PASSED] drm_test_format_block_width_two_plane
[15:40:08] [PASSED] drm_test_format_block_width_three_plane
[15:40:08] [PASSED] drm_test_format_block_width_tiled
[15:40:08] [PASSED] drm_test_format_block_height_invalid
[15:40:08] [PASSED] drm_test_format_block_height_one_plane
[15:40:08] [PASSED] drm_test_format_block_height_two_plane
[15:40:08] [PASSED] drm_test_format_block_height_three_plane
[15:40:08] [PASSED] drm_test_format_block_height_tiled
[15:40:08] [PASSED] drm_test_format_min_pitch_invalid
[15:40:08] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[15:40:08] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[15:40:08] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[15:40:08] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[15:40:08] [PASSED] drm_test_format_min_pitch_two_plane
[15:40:08] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[15:40:08] [PASSED] drm_test_format_min_pitch_tiled
[15:40:08] =================== [PASSED] drm_format ====================
[15:40:08] ============== drm_framebuffer (10 subtests) ===============
[15:40:08] ========== drm_test_framebuffer_check_src_coords ==========
[15:40:08] [PASSED] Success: source fits into fb
[15:40:08] [PASSED] Fail: overflowing fb with x-axis coordinate
[15:40:08] [PASSED] Fail: overflowing fb with y-axis coordinate
[15:40:08] [PASSED] Fail: overflowing fb with source width
[15:40:08] [PASSED] Fail: overflowing fb with source height
[15:40:08] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[15:40:08] [PASSED] drm_test_framebuffer_cleanup
[15:40:08] =============== drm_test_framebuffer_create ===============
[15:40:08] [PASSED] ABGR8888 normal sizes
[15:40:08] [PASSED] ABGR8888 max sizes
[15:40:08] [PASSED] ABGR8888 pitch greater than min required
[15:40:08] [PASSED] ABGR8888 pitch less than min required
[15:40:08] [PASSED] ABGR8888 Invalid width
[15:40:08] [PASSED] ABGR8888 Invalid buffer handle
[15:40:08] [PASSED] No pixel format
[15:40:08] [PASSED] ABGR8888 Width 0
[15:40:08] [PASSED] ABGR8888 Height 0
[15:40:08] [PASSED] ABGR8888 Out of bound height * pitch combination
[15:40:08] [PASSED] ABGR8888 Large buffer offset
[15:40:08] [PASSED] ABGR8888 Buffer offset for inexistent plane
[15:40:08] [PASSED] ABGR8888 Invalid flag
[15:40:08] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[15:40:08] [PASSED] ABGR8888 Valid buffer modifier
[15:40:08] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[15:40:08] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[15:40:08] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[15:40:08] [PASSED] NV12 Normal sizes
[15:40:08] [PASSED] NV12 Max sizes
[15:40:08] [PASSED] NV12 Invalid pitch
[15:40:08] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[15:40:08] [PASSED] NV12 different modifier per-plane
[15:40:08] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[15:40:08] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[15:40:08] [PASSED] NV12 Modifier for inexistent plane
[15:40:08] [PASSED] NV12 Handle for inexistent plane
[15:40:08] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[15:40:08] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[15:40:08] [PASSED] YVU420 Normal sizes
[15:40:08] [PASSED] YVU420 Max sizes
[15:40:08] [PASSED] YVU420 Invalid pitch
[15:40:08] [PASSED] YVU420 Different pitches
[15:40:08] [PASSED] YVU420 Different buffer offsets/pitches
[15:40:08] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[15:40:08] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[15:40:08] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[15:40:08] [PASSED] YVU420 Valid modifier
[15:40:08] [PASSED] YVU420 Different modifiers per plane
[15:40:08] [PASSED] YVU420 Modifier for inexistent plane
[15:40:08] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[15:40:08] [PASSED] X0L2 Normal sizes
[15:40:08] [PASSED] X0L2 Max sizes
[15:40:08] [PASSED] X0L2 Invalid pitch
[15:40:08] [PASSED] X0L2 Pitch greater than minimum required
[15:40:08] [PASSED] X0L2 Handle for inexistent plane
[15:40:08] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[15:40:08] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[15:40:08] [PASSED] X0L2 Valid modifier
[15:40:08] [PASSED] X0L2 Modifier for inexistent plane
[15:40:08] =========== [PASSED] drm_test_framebuffer_create ===========
[15:40:08] [PASSED] drm_test_framebuffer_free
[15:40:08] [PASSED] drm_test_framebuffer_init
[15:40:08] [PASSED] drm_test_framebuffer_init_bad_format
[15:40:08] [PASSED] drm_test_framebuffer_init_dev_mismatch
[15:40:08] [PASSED] drm_test_framebuffer_lookup
[15:40:08] [PASSED] drm_test_framebuffer_lookup_inexistent
[15:40:08] [PASSED] drm_test_framebuffer_modifiers_not_supported
[15:40:08] ================= [PASSED] drm_framebuffer =================
[15:40:08] ================ drm_gem_shmem (8 subtests) ================
[15:40:08] [PASSED] drm_gem_shmem_test_obj_create
[15:40:08] [PASSED] drm_gem_shmem_test_obj_create_private
[15:40:08] [PASSED] drm_gem_shmem_test_pin_pages
[15:40:08] [PASSED] drm_gem_shmem_test_vmap
[15:40:08] [PASSED] drm_gem_shmem_test_get_sg_table
[15:40:08] [PASSED] drm_gem_shmem_test_get_pages_sgt
[15:40:08] [PASSED] drm_gem_shmem_test_madvise
[15:40:08] [PASSED] drm_gem_shmem_test_purge
[15:40:08] ================== [PASSED] drm_gem_shmem ==================
[15:40:08] === drm_atomic_helper_connector_hdmi_check (29 subtests) ===
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[15:40:08] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420 =======
[15:40:08] [PASSED] Automatic
[15:40:08] [PASSED] Full
[15:40:08] [PASSED] Limited 16:235
[15:40:08] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[15:40:08] [PASSED] drm_test_check_disable_connector
[15:40:08] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[15:40:08] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[15:40:08] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[15:40:08] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[15:40:08] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[15:40:08] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[15:40:08] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[15:40:08] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[15:40:08] [PASSED] drm_test_check_output_bpc_dvi
[15:40:08] [PASSED] drm_test_check_output_bpc_format_vic_1
[15:40:08] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[15:40:08] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[15:40:08] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[15:40:08] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[15:40:08] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[15:40:08] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[15:40:08] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[15:40:08] ============ drm_test_check_hdmi_color_format =============
[15:40:08] [PASSED] AUTO -> RGB
[15:40:08] [PASSED] YCBCR422 -> YUV422
[15:40:08] [PASSED] YCBCR420 -> YUV420
[15:40:08] [PASSED] YCBCR444 -> YUV444
[15:40:08] [PASSED] RGB -> RGB
[15:40:08] ======== [PASSED] drm_test_check_hdmi_color_format =========
[15:40:08] ======== drm_test_check_hdmi_color_format_420_only ========
[15:40:08] [PASSED] RGB should fail
[15:40:08] [PASSED] YUV444 should fail
[15:40:08] [PASSED] YUV422 should fail
[15:40:08] [PASSED] YUV420 should work
[15:40:08] ==== [PASSED] drm_test_check_hdmi_color_format_420_only ====
[15:40:08] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[15:40:08] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[15:40:08] [PASSED] drm_test_check_broadcast_rgb_value
[15:40:08] [PASSED] drm_test_check_bpc_8_value
[15:40:08] [PASSED] drm_test_check_bpc_10_value
[15:40:08] [PASSED] drm_test_check_bpc_12_value
[15:40:08] [PASSED] drm_test_check_format_value
[15:40:08] [PASSED] drm_test_check_tmds_char_value
[15:40:08] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[15:40:08] = drm_atomic_helper_connector_hdmi_mode_valid (7 subtests) =
[15:40:08] [PASSED] drm_test_check_mode_valid
[15:40:08] [PASSED] drm_test_check_mode_valid_reject
[15:40:08] [PASSED] drm_test_check_mode_valid_reject_rate
[15:40:08] [PASSED] drm_test_check_mode_valid_reject_max_clock
[15:40:08] [PASSED] drm_test_check_mode_valid_yuv420_only_max_clock
[15:40:08] [PASSED] drm_test_check_mode_valid_reject_yuv420_only_connector
[15:40:08] [PASSED] drm_test_check_mode_valid_accept_yuv420_also_connector_rgb
[15:40:08] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[15:40:08] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[15:40:08] [PASSED] drm_test_check_infoframes
[15:40:08] [PASSED] drm_test_check_reject_avi_infoframe
[15:40:08] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[15:40:08] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[15:40:08] [PASSED] drm_test_check_reject_audio_infoframe
[15:40:08] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[15:40:08] ================= drm_managed (2 subtests) =================
[15:40:08] [PASSED] drm_test_managed_release_action
[15:40:08] [PASSED] drm_test_managed_run_action
[15:40:08] =================== [PASSED] drm_managed ===================
[15:40:08] =================== drm_mm (6 subtests) ====================
[15:40:08] [PASSED] drm_test_mm_init
[15:40:08] [PASSED] drm_test_mm_debug
[15:40:08] [PASSED] drm_test_mm_align32
[15:40:08] [PASSED] drm_test_mm_align64
[15:40:08] [PASSED] drm_test_mm_lowest
[15:40:08] [PASSED] drm_test_mm_highest
[15:40:08] ===================== [PASSED] drm_mm ======================
[15:40:08] ============= drm_modes_analog_tv (5 subtests) =============
[15:40:08] [PASSED] drm_test_modes_analog_tv_mono_576i
[15:40:08] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[15:40:08] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[15:40:08] [PASSED] drm_test_modes_analog_tv_pal_576i
[15:40:08] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[15:40:08] =============== [PASSED] drm_modes_analog_tv ===============
[15:40:08] ============== drm_plane_helper (2 subtests) ===============
[15:40:08] =============== drm_test_check_plane_state ================
[15:40:08] [PASSED] clipping_simple
[15:40:08] [PASSED] clipping_rotate_reflect
[15:40:08] [PASSED] positioning_simple
[15:40:08] [PASSED] upscaling
[15:40:08] [PASSED] downscaling
[15:40:08] [PASSED] rounding1
[15:40:08] [PASSED] rounding2
[15:40:08] [PASSED] rounding3
[15:40:08] [PASSED] rounding4
[15:40:08] =========== [PASSED] drm_test_check_plane_state ============
[15:40:08] =========== drm_test_check_invalid_plane_state ============
[15:40:08] [PASSED] positioning_invalid
[15:40:08] [PASSED] upscaling_invalid
[15:40:08] [PASSED] downscaling_invalid
[15:40:08] ======= [PASSED] drm_test_check_invalid_plane_state ========
[15:40:08] ================ [PASSED] drm_plane_helper =================
[15:40:08] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[15:40:08] ====== drm_test_connector_helper_tv_get_modes_check =======
[15:40:08] [PASSED] None
[15:40:08] [PASSED] PAL
[15:40:08] [PASSED] NTSC
[15:40:08] [PASSED] Both, NTSC Default
[15:40:08] [PASSED] Both, PAL Default
[15:40:08] [PASSED] Both, NTSC Default, with PAL on command-line
[15:40:08] [PASSED] Both, PAL Default, with NTSC on command-line
[15:40:08] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[15:40:08] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[15:40:08] ================== drm_rect (9 subtests) ===================
[15:40:08] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[15:40:08] [PASSED] drm_test_rect_clip_scaled_not_clipped
[15:40:08] [PASSED] drm_test_rect_clip_scaled_clipped
[15:40:08] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[15:40:08] ================= drm_test_rect_intersect =================
[15:40:08] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[15:40:08] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[15:40:08] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[15:40:08] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[15:40:08] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[15:40:08] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[15:40:08] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[15:40:08] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[15:40:08] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[15:40:08] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[15:40:08] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[15:40:08] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[15:40:08] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[15:40:08] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[15:40:08] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[15:40:08] ============= [PASSED] drm_test_rect_intersect =============
[15:40:08] ================ drm_test_rect_calc_hscale ================
[15:40:08] [PASSED] normal use
[15:40:08] [PASSED] out of max range
[15:40:08] [PASSED] out of min range
[15:40:08] [PASSED] zero dst
[15:40:08] [PASSED] negative src
[15:40:08] [PASSED] negative dst
[15:40:08] ============ [PASSED] drm_test_rect_calc_hscale ============
[15:40:08] ================ drm_test_rect_calc_vscale ================
[15:40:08] [PASSED] normal use
[15:40:08] [PASSED] out of max range
[15:40:08] [PASSED] out of min range
[15:40:08] [PASSED] zero dst
[15:40:08] [PASSED] negative src
[15:40:08] [PASSED] negative dst
[15:40:08] ============ [PASSED] drm_test_rect_calc_vscale ============
[15:40:08] ================== drm_test_rect_rotate ===================
[15:40:08] [PASSED] reflect-x
[15:40:08] [PASSED] reflect-y
[15:40:08] [PASSED] rotate-0
[15:40:08] [PASSED] rotate-90
[15:40:08] [PASSED] rotate-180
[15:40:08] [PASSED] rotate-270
[15:40:08] ============== [PASSED] drm_test_rect_rotate ===============
[15:40:08] ================ drm_test_rect_rotate_inv =================
[15:40:08] [PASSED] reflect-x
[15:40:08] [PASSED] reflect-y
[15:40:08] [PASSED] rotate-0
[15:40:08] [PASSED] rotate-90
[15:40:08] [PASSED] rotate-180
[15:40:08] [PASSED] rotate-270
[15:40:08] ============ [PASSED] drm_test_rect_rotate_inv =============
[15:40:08] ==================== [PASSED] drm_rect =====================
[15:40:08] ============ drm_sysfb_modeset_test (1 subtest) ============
[15:40:08] ============ drm_test_sysfb_build_fourcc_list =============
[15:40:08] [PASSED] no native formats
[15:40:08] [PASSED] XRGB8888 as native format
[15:40:08] [PASSED] remove duplicates
[15:40:08] [PASSED] convert alpha formats
[15:40:08] [PASSED] random formats
[15:40:08] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[15:40:08] ============= [PASSED] drm_sysfb_modeset_test ==============
[15:40:08] ================== drm_fixp (2 subtests) ===================
[15:40:08] [PASSED] drm_test_int2fixp
[15:40:08] [PASSED] drm_test_sm2fixp
[15:40:08] ==================== [PASSED] drm_fixp =====================
[15:40:08] ============================================================
[15:40:08] Testing complete. Ran 639 tests: passed: 639
[15:40:08] Elapsed time: 26.180s total, 1.712s configuring, 24.248s building, 0.199s running
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[15:40:08] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[15:40:10] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[15:40:19] Starting KUnit Kernel (1/1)...
[15:40:19] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[15:40:19] ================= ttm_device (5 subtests) ==================
[15:40:19] [PASSED] ttm_device_init_basic
[15:40:19] [PASSED] ttm_device_init_multiple
[15:40:19] [PASSED] ttm_device_fini_basic
[15:40:19] [PASSED] ttm_device_init_no_vma_man
[15:40:19] ================== ttm_device_init_pools ==================
[15:40:19] [PASSED] No DMA allocations, no DMA32 required
[15:40:19] [PASSED] DMA allocations, DMA32 required
[15:40:19] [PASSED] No DMA allocations, DMA32 required
[15:40:19] [PASSED] DMA allocations, no DMA32 required
[15:40:19] ============== [PASSED] ttm_device_init_pools ==============
[15:40:19] =================== [PASSED] ttm_device ====================
[15:40:19] ================== ttm_pool (8 subtests) ===================
[15:40:19] ================== ttm_pool_alloc_basic ===================
[15:40:19] [PASSED] One page
[15:40:19] [PASSED] More than one page
[15:40:19] [PASSED] Above the allocation limit
[15:40:19] [PASSED] One page, with coherent DMA mappings enabled
[15:40:19] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[15:40:19] ============== [PASSED] ttm_pool_alloc_basic ===============
[15:40:19] ============== ttm_pool_alloc_basic_dma_addr ==============
[15:40:19] [PASSED] One page
[15:40:19] [PASSED] More than one page
[15:40:19] [PASSED] Above the allocation limit
[15:40:19] [PASSED] One page, with coherent DMA mappings enabled
[15:40:19] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[15:40:19] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[15:40:19] [PASSED] ttm_pool_alloc_order_caching_match
[15:40:19] [PASSED] ttm_pool_alloc_caching_mismatch
[15:40:19] [PASSED] ttm_pool_alloc_order_mismatch
[15:40:19] [PASSED] ttm_pool_free_dma_alloc
[15:40:19] [PASSED] ttm_pool_free_no_dma_alloc
[15:40:19] [PASSED] ttm_pool_fini_basic
[15:40:19] ==================== [PASSED] ttm_pool =====================
[15:40:19] ================ ttm_resource (8 subtests) =================
[15:40:19] ================= ttm_resource_init_basic =================
[15:40:19] [PASSED] Init resource in TTM_PL_SYSTEM
[15:40:19] [PASSED] Init resource in TTM_PL_VRAM
[15:40:19] [PASSED] Init resource in a private placement
[15:40:19] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[15:40:19] ============= [PASSED] ttm_resource_init_basic =============
[15:40:19] [PASSED] ttm_resource_init_pinned
[15:40:19] [PASSED] ttm_resource_fini_basic
[15:40:19] [PASSED] ttm_resource_manager_init_basic
[15:40:19] [PASSED] ttm_resource_manager_usage_basic
[15:40:19] [PASSED] ttm_resource_manager_set_used_basic
[15:40:19] [PASSED] ttm_sys_man_alloc_basic
[15:40:19] [PASSED] ttm_sys_man_free_basic
[15:40:19] ================== [PASSED] ttm_resource ===================
[15:40:19] =================== ttm_tt (15 subtests) ===================
[15:40:19] ==================== ttm_tt_init_basic ====================
[15:40:19] [PASSED] Page-aligned size
[15:40:19] [PASSED] Extra pages requested
[15:40:19] ================ [PASSED] ttm_tt_init_basic ================
[15:40:19] [PASSED] ttm_tt_init_misaligned
[15:40:19] [PASSED] ttm_tt_fini_basic
[15:40:19] [PASSED] ttm_tt_fini_sg
[15:40:19] [PASSED] ttm_tt_fini_shmem
[15:40:19] [PASSED] ttm_tt_create_basic
[15:40:19] [PASSED] ttm_tt_create_invalid_bo_type
[15:40:19] [PASSED] ttm_tt_create_ttm_exists
[15:40:19] [PASSED] ttm_tt_create_failed
[15:40:19] [PASSED] ttm_tt_destroy_basic
[15:40:19] [PASSED] ttm_tt_populate_null_ttm
[15:40:19] [PASSED] ttm_tt_populate_populated_ttm
[15:40:19] [PASSED] ttm_tt_unpopulate_basic
[15:40:19] [PASSED] ttm_tt_unpopulate_empty_ttm
[15:40:19] [PASSED] ttm_tt_swapin_basic
[15:40:19] ===================== [PASSED] ttm_tt ======================
[15:40:19] =================== ttm_bo (14 subtests) ===================
[15:40:19] =========== ttm_bo_reserve_optimistic_no_ticket ===========
[15:40:19] [PASSED] Cannot be interrupted and sleeps
[15:40:19] [PASSED] Cannot be interrupted, locks straight away
[15:40:19] [PASSED] Can be interrupted, sleeps
[15:40:19] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[15:40:19] [PASSED] ttm_bo_reserve_locked_no_sleep
[15:40:19] [PASSED] ttm_bo_reserve_no_wait_ticket
[15:40:20] [PASSED] ttm_bo_reserve_double_resv
[15:40:20] [PASSED] ttm_bo_reserve_interrupted
[15:40:20] [PASSED] ttm_bo_reserve_deadlock
[15:40:20] [PASSED] ttm_bo_unreserve_basic
[15:40:20] [PASSED] ttm_bo_unreserve_pinned
[15:40:20] [PASSED] ttm_bo_unreserve_bulk
[15:40:20] [PASSED] ttm_bo_fini_basic
[15:40:20] [PASSED] ttm_bo_fini_shared_resv
[15:40:20] [PASSED] ttm_bo_pin_basic
[15:40:20] [PASSED] ttm_bo_pin_unpin_resource
[15:40:20] [PASSED] ttm_bo_multiple_pin_one_unpin
[15:40:20] ===================== [PASSED] ttm_bo ======================
[15:40:20] ============== ttm_bo_validate (22 subtests) ===============
[15:40:20] ============== ttm_bo_init_reserved_sys_man ===============
[15:40:20] [PASSED] Buffer object for userspace
[15:40:20] [PASSED] Kernel buffer object
[15:40:20] [PASSED] Shared buffer object
[15:40:20] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[15:40:20] ============== ttm_bo_init_reserved_mock_man ==============
[15:40:20] [PASSED] Buffer object for userspace
[15:40:20] [PASSED] Kernel buffer object
[15:40:20] [PASSED] Shared buffer object
[15:40:20] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[15:40:20] [PASSED] ttm_bo_init_reserved_resv
[15:40:20] ================== ttm_bo_validate_basic ==================
[15:40:20] [PASSED] Buffer object for userspace
[15:40:20] [PASSED] Kernel buffer object
[15:40:20] [PASSED] Shared buffer object
[15:40:20] ============== [PASSED] ttm_bo_validate_basic ==============
[15:40:20] [PASSED] ttm_bo_validate_invalid_placement
[15:40:20] ============= ttm_bo_validate_same_placement ==============
[15:40:20] [PASSED] System manager
[15:40:20] [PASSED] VRAM manager
[15:40:20] ========= [PASSED] ttm_bo_validate_same_placement ==========
[15:40:20] [PASSED] ttm_bo_validate_failed_alloc
[15:40:20] [PASSED] ttm_bo_validate_pinned
[15:40:20] [PASSED] ttm_bo_validate_busy_placement
[15:40:20] ================ ttm_bo_validate_multihop =================
[15:40:20] [PASSED] Buffer object for userspace
[15:40:20] [PASSED] Kernel buffer object
[15:40:20] [PASSED] Shared buffer object
[15:40:20] ============ [PASSED] ttm_bo_validate_multihop =============
[15:40:20] ========== ttm_bo_validate_no_placement_signaled ==========
[15:40:20] [PASSED] Buffer object in system domain, no page vector
[15:40:20] [PASSED] Buffer object in system domain with an existing page vector
[15:40:20] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[15:40:20] ======== ttm_bo_validate_no_placement_not_signaled ========
[15:40:20] [PASSED] Buffer object for userspace
[15:40:20] [PASSED] Kernel buffer object
[15:40:20] [PASSED] Shared buffer object
[15:40:20] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[15:40:20] [PASSED] ttm_bo_validate_move_fence_signaled
[15:40:20] ========= ttm_bo_validate_move_fence_not_signaled =========
[15:40:20] [PASSED] Waits for GPU
[15:40:20] [PASSED] Tries to lock straight away
[15:40:20] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[15:40:20] [PASSED] ttm_bo_validate_swapout
[15:40:20] [PASSED] ttm_bo_validate_happy_evict
[15:40:20] [PASSED] ttm_bo_validate_all_pinned_evict
[15:40:20] [PASSED] ttm_bo_validate_allowed_only_evict
[15:40:20] [PASSED] ttm_bo_validate_deleted_evict
[15:40:20] [PASSED] ttm_bo_validate_busy_domain_evict
[15:40:20] [PASSED] ttm_bo_validate_evict_gutting
[15:40:20] [PASSED] ttm_bo_validate_recrusive_evict
[15:40:20] ================= [PASSED] ttm_bo_validate =================
[15:40:20] ============================================================
[15:40:20] Testing complete. Ran 102 tests: passed: 102
[15:40:20] Elapsed time: 11.554s total, 1.752s configuring, 9.588s building, 0.172s running
+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH v4 1/2] drm/xe/pagefault: Add SRCID to pagefault struct
2026-06-18 15:33 ` [PATCH v4 1/2] drm/xe/pagefault: Add SRCID to pagefault struct Jonathan Cavitt
@ 2026-06-18 15:45 ` sashiko-bot
0 siblings, 0 replies; 6+ messages in thread
From: sashiko-bot @ 2026-06-18 15:45 UTC (permalink / raw)
To: Jonathan Cavitt; +Cc: dri-devel
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Low] The format specifier `%ld` is incorrectly used for an `unsigned long` value.
--
commit 18f63f8d431959e86df8128bf9d2756c13aca8e3
Author: Jonathan Cavitt <jonathan.cavitt@intel.com>
drm/xe/pagefault: Add SRCID to pagefault struct
This commit adds SRCID information to the pagefault struct to report the
hardware unit that resulted in the pagefault. It squashes the SRCID with the
ASID to keep the struct compact.
> diff --git a/drivers/gpu/drm/xe/xe_pagefault.c b/drivers/gpu/drm/xe/xe_pagefault.c
> index dd3c068e1a399..2a21203b1a2a0 100644
> --- a/drivers/gpu/drm/xe/xe_pagefault.c
> +++ b/drivers/gpu/drm/xe/xe_pagefault.c
[ ... ]
> @@ -242,14 +243,16 @@ static bool xe_pagefault_queue_pop(struct xe_pagefault_queue *pf_queue,
>
> static void xe_pagefault_print(struct xe_pagefault *pf)
> {
> - xe_gt_info(pf->gt, "\n\tASID: %d\n"
> + xe_gt_info(pf->gt, "\n\tASID: %ld\n"
[Severity: Low]
Should this format specifier be %lu instead of %ld?
In xe_pagefault_print(), the ASID value is now extracted using
FIELD_GET(XE_PAGEFAULT_ASID_MASK, pf->consumer.id). Because
XE_PAGEFAULT_ASID_MASK is constructed using GENMASK(), the FIELD_GET() macro
evaluates to an unsigned long.
Passing an unsigned long to %ld causes a format string type mismatch. While
the 24-bit positive ASID value will format without memory corruption at
runtime, %lu is the correct format specifier for unsigned long values.
> "\tFaulted Address: 0x%08x%08x\n"
> "\tFaultType: %lu\n"
> "\tAccessType: %lu\n"
[ ... ]
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260618153312.877948-1-jonathan.cavitt@intel.com?part=1
^ permalink raw reply [flat|nested] 6+ messages in thread
* ✓ Xe.CI.BAT: success for drm/xe/pagefault: Add SRCID to pagefault reporting (rev4)
2026-06-18 15:33 [PATCH v4 0/2] drm/xe/pagefault: Add SRCID to pagefault reporting Jonathan Cavitt
` (2 preceding siblings ...)
2026-06-18 15:40 ` ✓ CI.KUnit: success for drm/xe/pagefault: Add SRCID to pagefault reporting (rev4) Patchwork
@ 2026-06-18 16:31 ` Patchwork
3 siblings, 0 replies; 6+ messages in thread
From: Patchwork @ 2026-06-18 16:31 UTC (permalink / raw)
To: Jonathan Cavitt; +Cc: intel-xe
[-- Attachment #1: Type: text/plain, Size: 880 bytes --]
== Series Details ==
Series: drm/xe/pagefault: Add SRCID to pagefault reporting (rev4)
URL : https://patchwork.freedesktop.org/series/167334/
State : success
== Summary ==
CI Bug Log - changes from xe-5279-042740faed137b53caa019b765fb327aaf703ca7_BAT -> xe-pw-167334v4_BAT
====================================================
Summary
-------
**SUCCESS**
No regressions found.
Participating hosts (13 -> 13)
------------------------------
No changes in participating hosts
Changes
-------
No changes found
Build changes
-------------
* Linux: xe-5279-042740faed137b53caa019b765fb327aaf703ca7 -> xe-pw-167334v4
IGT_8973: 8973
xe-5279-042740faed137b53caa019b765fb327aaf703ca7: 042740faed137b53caa019b765fb327aaf703ca7
xe-pw-167334v4: 167334v4
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-167334v4/index.html
[-- Attachment #2: Type: text/html, Size: 1428 bytes --]
^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, other threads:[~2026-06-18 16:31 UTC | newest]
Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-06-18 15:33 [PATCH v4 0/2] drm/xe/pagefault: Add SRCID to pagefault reporting Jonathan Cavitt
2026-06-18 15:33 ` [PATCH v4 1/2] drm/xe/pagefault: Add SRCID to pagefault struct Jonathan Cavitt
2026-06-18 15:45 ` sashiko-bot
2026-06-18 15:33 ` [PATCH v4 2/2] drm/xe/vm: Add srcid to xe_vm_get_property_ioctl fault report Jonathan Cavitt
2026-06-18 15:40 ` ✓ CI.KUnit: success for drm/xe/pagefault: Add SRCID to pagefault reporting (rev4) Patchwork
2026-06-18 16:31 ` ✓ Xe.CI.BAT: " Patchwork
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.