From: Jamin Lin <jamin_lin@aspeedtech.com>
To: "Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Steven Lee" <steven_lee@aspeedtech.com>,
"Troy Lee" <leetroy@gmail.com>,
"Kane Chen" <kane_chen@aspeedtech.com>,
"Andrew Jeffery" <andrew@codeconstruct.com.au>,
"Joel Stanley" <joel@jms.id.au>,
"Alistair Francis" <alistair@alistair23.me>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>,
"open list:All patches CC here" <qemu-devel@nongnu.org>
Cc: Jamin Lin <jamin_lin@aspeedtech.com>, Troy Lee <troy_lee@aspeedtech.com>
Subject: [PATCH v2 0/8] Refactor AST2700 SCU preparation for coprocessors
Date: Tue, 7 Jul 2026 06:09:20 +0000 [thread overview]
Message-ID: <20260707060919.350637-1-jamin_lin@aspeedtech.com> (raw)
The original AST2700 FC support series [1] is fairly large, making it
difficult to review all changes together.
To help speed up the review process, this series extracts the SCU/FMC-related
refactoring into a standalone prerequisite series.
v1:
Compared with the original series, the SCU preparation patch has been
split into three smaller patches:
Introduce Aspeed2700SCUState.
Convert AST1700/AST27x0 users to the new SCU subclass.
Move the SCU link property into the AST27x0-specific coprocessor
implementation.
In addition, the SCUIO reset handling has been separated into an
independent patch.
This series contains no functional changes. It is purely a refactoring
to isolate AST2700-specific SCU support from the generic implementation
and prepare for the subsequent AST2700 FC support.
v2:
1. Pass realized PSP SoC to SSP/TSP initialization
2. Share single SCUIO instance across PSP, SSP, and TSP
3. Share FMC controller with SSP and TSP
4. Add Data FIFO-based flash access support for
This series depends on:
https://patchwork.ozlabs.org/project/qemu-devel/cover/20260706052701.1141740-1-jamin_lin@aspeedtech.com/
Supersedes the following patches from the original FC support series [1]:
Patch 1:
https://patchwork.kernel.org/project/qemu-devel/patch/20260417032837.2664122-2-jamin_lin@aspeedtech.com/
Patch 2:
https://patchwork.kernel.org/project/qemu-devel/patch/20260417032837.2664122-3-jamin_lin@aspeedtech.com/
Patch 4:
https://patchwork.kernel.org/project/qemu-devel/patch/20260417032837.2664122-12-jamin_lin@aspeedtech.com/
Patch 15:
https://patchwork.kernel.org/project/qemu-devel/patch/20260417032837.2664122-16-jamin_lin@aspeedtech.com/
Patch 18:
https://patchwork.kernel.org/project/qemu-devel/patch/20260417032837.2664122-19-jamin_lin@aspeedtech.com/
Patch
[1] Original AST2700 FC support series:
https://patchwork.kernel.org/project/qemu-devel/cover/20260417032837.2664122-1-jamin_lin@aspeedtech.com/
Jamin Lin (8):
hw/misc/aspeed_scu: Introduce Aspeed2700SCUState
hw/arm/aspeed: Use Aspeed2700SCUState for AST2700 users
hw/arm/aspeed_ast27x0: Move SCU link into AST27x0 coprocessors
hw/misc/aspeed_scu: Add separate reset handler for AST2700 SCUIO
hw/arm/aspeed_ast27x0: Pass realized PSP SoC to SSP/TSP initialization
hw/arm/ast27x0: Share single SCUIO instance across PSP, SSP, and TSP
hw/arm/ast27x0: Share FMC controller with SSP and TSP
hw/ssi/aspeed_smc: Add Data FIFO-based flash access support for
AST2700
include/hw/arm/aspeed_ast1700.h | 2 +-
include/hw/arm/aspeed_coprocessor.h | 11 ++-
include/hw/arm/aspeed_soc.h | 1 +
include/hw/misc/aspeed_scu.h | 5 ++
include/hw/ssi/aspeed_smc.h | 3 +-
hw/arm/aspeed_ast27x0-fc.c | 38 +++++++---
hw/arm/aspeed_ast27x0-ssp.c | 56 +++++++++++---
hw/arm/aspeed_ast27x0-tsp.c | 56 +++++++++++---
hw/arm/aspeed_ast27x0.c | 16 ++--
hw/arm/aspeed_coprocessor_common.c | 2 -
hw/misc/aspeed_scu.c | 20 ++++-
hw/ssi/aspeed_smc.c | 113 ++++++++++++++++++++++++++--
12 files changed, 267 insertions(+), 56 deletions(-)
--
2.43.0
next reply other threads:[~2026-07-07 6:10 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-07 6:09 Jamin Lin [this message]
2026-07-07 6:09 ` [PATCH v2 1/8] hw/misc/aspeed_scu: Introduce Aspeed2700SCUState Jamin Lin
2026-07-07 9:27 ` Philippe Mathieu-Daudé
2026-07-07 6:09 ` [PATCH v2 2/8] hw/arm/aspeed: Use Aspeed2700SCUState for AST2700 users Jamin Lin
2026-07-07 9:28 ` Philippe Mathieu-Daudé
2026-07-07 6:09 ` [PATCH v2 3/8] hw/arm/aspeed_ast27x0: Move SCU link into AST27x0 coprocessors Jamin Lin
2026-07-07 6:09 ` [PATCH v2 4/8] hw/misc/aspeed_scu: Add separate reset handler for AST2700 SCUIO Jamin Lin
2026-07-07 9:22 ` Philippe Mathieu-Daudé
2026-07-07 6:09 ` [PATCH v2 5/8] hw/arm/aspeed_ast27x0: Pass realized PSP SoC to SSP/TSP initialization Jamin Lin
2026-07-07 9:27 ` Philippe Mathieu-Daudé
2026-07-07 6:09 ` [PATCH v2 6/8] hw/arm/ast27x0: Share single SCUIO instance across PSP, SSP, and TSP Jamin Lin
2026-07-07 9:24 ` Philippe Mathieu-Daudé
2026-07-07 6:09 ` [PATCH v2 7/8] hw/arm/ast27x0: Share FMC controller with SSP " Jamin Lin
2026-07-07 9:26 ` Philippe Mathieu-Daudé
2026-07-07 6:09 ` [PATCH v2 8/8] hw/ssi/aspeed_smc: Add Data FIFO-based flash access support for AST2700 Jamin Lin
2026-07-14 17:51 ` Cédric Le Goater
2026-07-08 22:59 ` [PATCH v2 0/8] Refactor AST2700 SCU preparation for coprocessors Philippe Mathieu-Daudé
2026-07-09 22:53 ` Philippe Mathieu-Daudé
2026-07-09 23:12 ` Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260707060919.350637-1-jamin_lin@aspeedtech.com \
--to=jamin_lin@aspeedtech.com \
--cc=alistair@alistair23.me \
--cc=andrew@codeconstruct.com.au \
--cc=clg@kaod.org \
--cc=joel@jms.id.au \
--cc=kane_chen@aspeedtech.com \
--cc=leetroy@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=troy_lee@aspeedtech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.