From: sashiko-bot@kernel.org
To: "Sneh Mankad" <sneh.mankad@oss.qualcomm.com>
Cc: robh@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org
Subject: Re: [PATCH 2/7] irqchip/irq-qcom-mpm: Register MPM under CPU cluster power domain
Date: Mon, 13 Jul 2026 10:41:41 +0000 [thread overview]
Message-ID: <20260713104142.132AE1F00AC4@smtp.kernel.org> (raw)
In-Reply-To: <20260713-b4-shikra_lpm_addition-v1-2-3d858df2cbbf@oss.qualcomm.com>
Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
- [High] The `cpus_in_pm` counter is permanently leaked if `handle_rpm_notification()` fails during CPU PM entry.
- [High] The return value of `devm_pm_runtime_enable(dev)` is ignored, potentially breaking cluster power down.
--
--- Patch [2]: [PATCH 2/7] irqchip/irq-qcom-mpm: Register MPM under CPU cluster power domain ---
commit 1e6fda1a51a8d1d0370b919f0b149226ff3d825a
Author: Sneh Mankad <sneh.mankad@oss.qualcomm.com>
Subject: irqchip/irq-qcom-mpm: Register MPM under CPU cluster power domain
This commit resolves a hard probe dependency by moving RPM notification
handling to the GENPD_NOTIFY_PRE_OFF callback and registering MPM under the
CPU cluster power domain. It also provides a CPU PM notification fallback if
the MPM hasn't registered with the CPU cluster power domain.
Fixes: a6199bb514d8 ("irqchip: Add Qualcomm MPM controller driver")
(Note: The standard inline-quoted diff format has been omitted due to automated
recitation restrictions. The regressions found are described using free-form
text below.)
[Severity: High]
In drivers/irqchip/irq-qcom-mpm.c:mpm_cpu_pm_callback(), during the
CPU_PM_ENTER case, atomic_inc_return(&priv->cpus_in_pm) is executed at the
beginning of the transition.
If handle_rpm_notification(priv) subsequently fails, the function returns
NOTIFY_BAD. Because notifier_call_chain_robust() rolls back successfully
executed notifiers but does not send CPU_PM_ENTER_FAILED to the notifier
that failed, the atomic increment is never reverted.
Does this leave cpus_in_pm permanently incremented, causing all subsequent
CPU PM transitions to incorrectly evaluate cpus_in_pm < num_online_cpus()
and permanently preventing the cluster from entering low power mode?
[Severity: High]
In drivers/irqchip/irq-qcom-mpm.c:qcom_mpm_probe(), the return value of
devm_pm_runtime_enable(dev) is not checked.
If devm_pm_runtime_enable() fails, for instance due to a memory allocation
failure in devm_add_action_or_reset(), runtime PM will not be enabled for
the device.
Can this unhandled failure prevent the genpd from managing the device's
power state properly, preventing the CPU cluster power domain from
entering low power mode? Should the return value be checked and handled?
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260713-b4-shikra_lpm_addition-v1-0-3d858df2cbbf@oss.qualcomm.com?part=2
next prev parent reply other threads:[~2026-07-13 10:41 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-13 10:25 [PATCH 0/7] Register MPM under CPU cluster power domain to manage RPM notification Sneh Mankad
2026-07-13 10:25 ` [PATCH 1/7] dt-bindings: interrupt-controller: mpm: Document power-domains property Sneh Mankad
2026-07-13 10:36 ` sashiko-bot
2026-07-13 11:26 ` Konrad Dybcio
2026-07-13 15:11 ` Marc Zyngier
2026-07-13 10:25 ` [PATCH 2/7] irqchip/irq-qcom-mpm: Register MPM under CPU cluster power domain Sneh Mankad
2026-07-13 10:41 ` sashiko-bot [this message]
2026-07-13 10:25 ` [PATCH 3/7] irqchip/irq-qcom-mpm: Prepare common access path for timer and pin regs Sneh Mankad
2026-07-13 10:39 ` sashiko-bot
2026-07-13 10:25 ` [PATCH 4/7] irqchip/irq-qcom-mpm: Program wakeup timer when CPU cluster goes to LPM Sneh Mankad
2026-07-13 10:38 ` sashiko-bot
2026-07-13 15:18 ` Marc Zyngier
2026-07-13 10:25 ` [PATCH 5/7] arm64: dts: qcom: sm6375: Make MPM device as part of CPU cluster domain Sneh Mankad
2026-07-13 10:40 ` sashiko-bot
2026-07-13 10:25 ` [PATCH 6/7] arm64: dts: qcom: agatti: Do not mark MPM as power domain Sneh Mankad
2026-07-13 10:39 ` sashiko-bot
2026-07-13 10:25 ` [PATCH 7/7] arm64: dts: qcom: shikra: Add CPU idle states Sneh Mankad
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260713104142.132AE1F00AC4@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=sneh.mankad@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.