All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jiaxing Hu <gahing@gahingwoo.com>
To: royalnet026@gmail.com
Cc: tomeu@tomeuvizoso.net, heiko@sntech.de,
	chaoyi.chen@rock-chips.com, alchark@flipper.net,
	dri-devel@lists.freedesktop.org,
	linux-rockchip@lists.infradead.org,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v7 08/10] accel/rocket: add RK3576 NPU (RKNN) support
Date: Thu, 20 Aug 2026 09:50:13 +1200	[thread overview]
Message-ID: <20260819215013.728951-1-gahing@gahingwoo.com> (raw)
In-Reply-To: <20260819184838.6723-1-royalnet026@gmail.com>

Hi Igor,

Nothing gates v9 on your side, so please do not reorder anything. It is held so
v8 can collect more review, not to wait on a measurement, and ten days of travel
beats my patch queue.

You offered to set up the vendor runtime once you are back, to read what it
programs into A. Please skip it entirely. Reading that on RK3588 cannot separate
my two explanations, because your run has just shown there is no floor on RK3588
with L of 0. There is nothing for that A to be compensating, so whatever it holds
says nothing about which of the two is true on my SoC. Saving you that setup is
the most use I can make of your result.

The measurement that does separate them is on RK3576 and it is mine. The
vendor's coefficient buffer is built at load time and is not in the .rknn, but
it can be dumped from a live run and I have done that. Doing it for a model
whose output actually falls below its zero point, and asking whether the
vendor's A carries a lift, answers it. If it does, the compensation was hiding
in A. If it does not, there is an enable I have not found. Either way it is a
board round here.

Your result changed the shape of the question. I had two explanations and no
reason to prefer either. You have removed the one that was doing the most work,
that the floor is a family trait and the compensation therefore has to be hiding
on every SoC. It is not a family trait. So on RK3576 the difference between the
vendor stack and mine is something in my configuration, on silicon where the
same 0x40ac expression demonstrably does not floor the vendor. That is a much
smaller place to look and all of it is on my side.

Thank you for building the model to the case and not to the shape. Bias centered
so the outputs straddle the zero point, 59 percent of the raw reference below
it, and mesa main so nothing in software could be compensating. It answers the
question I asked. And the collapse to 0 of 56 against max(cpu, zp) is the
control that says the comparison was live.

One precision on the counts. Of the thirteen you have covered, eight
discriminate, and those eight land on five distinct remainders modulo 32, which
are 18, 20, 24, 26 and 28. Ten remainders in the range still have no data on
either SoC. That is far past where 56, 88 and 120 left it, when the three were
one data point repeated, and it is short of the whole space. What it establishes
is that the upstream constant computes whole on RK3588 at every count anybody
has proposed, with no channel pinned at the zero point in any of them.

Regards,
Jiaxing

WARNING: multiple messages have this Message-ID (diff)
From: Jiaxing Hu <gahing@gahingwoo.com>
To: royalnet026@gmail.com
Cc: tomeu@tomeuvizoso.net, heiko@sntech.de,
	chaoyi.chen@rock-chips.com, alchark@flipper.net,
	dri-devel@lists.freedesktop.org,
	linux-rockchip@lists.infradead.org,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v7 08/10] accel/rocket: add RK3576 NPU (RKNN) support
Date: Thu, 20 Aug 2026 09:50:13 +1200	[thread overview]
Message-ID: <20260819215013.728951-1-gahing@gahingwoo.com> (raw)
In-Reply-To: <20260819184838.6723-1-royalnet026@gmail.com>

Hi Igor,

Nothing gates v9 on your side, so please do not reorder anything. It is held so
v8 can collect more review, not to wait on a measurement, and ten days of travel
beats my patch queue.

You offered to set up the vendor runtime once you are back, to read what it
programs into A. Please skip it entirely. Reading that on RK3588 cannot separate
my two explanations, because your run has just shown there is no floor on RK3588
with L of 0. There is nothing for that A to be compensating, so whatever it holds
says nothing about which of the two is true on my SoC. Saving you that setup is
the most use I can make of your result.

The measurement that does separate them is on RK3576 and it is mine. The
vendor's coefficient buffer is built at load time and is not in the .rknn, but
it can be dumped from a live run and I have done that. Doing it for a model
whose output actually falls below its zero point, and asking whether the
vendor's A carries a lift, answers it. If it does, the compensation was hiding
in A. If it does not, there is an enable I have not found. Either way it is a
board round here.

Your result changed the shape of the question. I had two explanations and no
reason to prefer either. You have removed the one that was doing the most work,
that the floor is a family trait and the compensation therefore has to be hiding
on every SoC. It is not a family trait. So on RK3576 the difference between the
vendor stack and mine is something in my configuration, on silicon where the
same 0x40ac expression demonstrably does not floor the vendor. That is a much
smaller place to look and all of it is on my side.

Thank you for building the model to the case and not to the shape. Bias centered
so the outputs straddle the zero point, 59 percent of the raw reference below
it, and mesa main so nothing in software could be compensating. It answers the
question I asked. And the collapse to 0 of 56 against max(cpu, zp) is the
control that says the comparison was live.

One precision on the counts. Of the thirteen you have covered, eight
discriminate, and those eight land on five distinct remainders modulo 32, which
are 18, 20, 24, 26 and 28. Ten remainders in the range still have no data on
either SoC. That is far past where 56, 88 and 120 left it, when the three were
one data point repeated, and it is short of the whole space. What it establishes
is that the upstream constant computes whole on RK3588 at every count anybody
has proposed, with no channel pinned at the zero point in any of them.

Regards,
Jiaxing

_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip

  reply	other threads:[~2026-08-19 21:50 UTC|newest]

Thread overview: 77+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-08-12  9:40 [PATCH v7 00/10] accel/rocket: RK3576 NPU (RKNN) enablement Jiaxing Hu
2026-08-12  9:40 ` Jiaxing Hu
2026-08-12  9:40 ` [PATCH v7 01/10] accel/rocket: take the completion register writes under job_lock Jiaxing Hu
2026-08-12  9:40   ` Jiaxing Hu
2026-08-12 12:47   ` Igor Paunovic
2026-08-12 12:47     ` Igor Paunovic
2026-08-12  9:40 ` [PATCH v7 02/10] dt-bindings: npu: rockchip: add rockchip, rk3576-rknn-core Jiaxing Hu
2026-08-12  9:40   ` [PATCH v7 02/10] dt-bindings: npu: rockchip: add rockchip,rk3576-rknn-core Jiaxing Hu
2026-08-12  9:40   ` Jiaxing Hu
2026-08-13  7:04   ` Krzysztof Kozlowski
2026-08-13  7:04     ` Krzysztof Kozlowski
2026-08-12  9:40 ` [PATCH v7 03/10] dt-bindings: power: rockchip: allow resets in a power domain node Jiaxing Hu
2026-08-12  9:40   ` Jiaxing Hu
2026-08-13  7:06   ` Krzysztof Kozlowski
2026-08-13  7:06     ` Krzysztof Kozlowski
2026-08-14  8:21     ` Jiaxing Hu
2026-08-14  8:21       ` Jiaxing Hu
2026-08-12  9:40 ` [PATCH v7 04/10] dt-bindings: iommu: rockchip: allow the RK3576 NPU MMU clock set Jiaxing Hu
2026-08-12  9:40   ` Jiaxing Hu
2026-08-12 10:45   ` Diederik de Haas
2026-08-12 10:45     ` Diederik de Haas
2026-08-13  9:27     ` Jiaxing Hu
2026-08-13  9:27       ` Jiaxing Hu
2026-08-12  9:41 ` [PATCH v7 05/10] pmdomain/rockchip: add optional per-domain power-on settle delay Jiaxing Hu
2026-08-12  9:41   ` Jiaxing Hu
2026-08-12  9:41 ` [PATCH v7 06/10] pmdomain/rockchip: cycle optional power-domain resets on power-on Jiaxing Hu
2026-08-12  9:41   ` Jiaxing Hu
2026-08-12  9:41 ` [PATCH v7 07/10] accel/rocket: select the per-core clock and reset counts from match data Jiaxing Hu
2026-08-12  9:41   ` Jiaxing Hu
2026-08-12  9:41 ` [PATCH v7 08/10] accel/rocket: add RK3576 NPU (RKNN) support Jiaxing Hu
2026-08-12  9:41   ` Jiaxing Hu
2026-08-12 12:48   ` Igor Paunovic
2026-08-12 12:48     ` Igor Paunovic
2026-08-13  9:26     ` Jiaxing Hu
2026-08-13  9:26       ` Jiaxing Hu
2026-08-13  9:56       ` Igor Paunovic
2026-08-13  9:56         ` Igor Paunovic
2026-08-14  8:26         ` Jiaxing Hu
2026-08-14  8:26           ` Jiaxing Hu
2026-08-14 11:08           ` Igor Paunovic
2026-08-14 11:08             ` Igor Paunovic
     [not found]   ` <20260814110841.11238-1-royalnet026@gmail.com>
2026-08-15  3:12     ` Jiaxing Hu
2026-08-15  3:12       ` Jiaxing Hu
2026-08-15 13:05       ` Igor Paunovic
2026-08-15 13:05         ` Igor Paunovic
2026-08-16  4:12         ` Jiaxing Hu
2026-08-16  4:12           ` Jiaxing Hu
2026-08-16 18:53           ` Igor Paunovic
2026-08-16 18:53             ` Igor Paunovic
2026-08-16 19:58             ` Jiaxing Hu
2026-08-16 19:58               ` Jiaxing Hu
2026-08-16 20:25               ` Igor Paunovic
2026-08-16 20:25                 ` Igor Paunovic
2026-08-17  8:31                 ` Jiaxing Hu
2026-08-17  8:31                   ` Jiaxing Hu
2026-08-17  9:45                 ` Jiaxing Hu
2026-08-17  9:45                   ` Jiaxing Hu
2026-08-17 10:00                   ` Igor Paunovic
2026-08-17 10:00                     ` Igor Paunovic
2026-08-17 10:20                     ` Jiaxing Hu
2026-08-17 10:20                       ` Jiaxing Hu
2026-08-17 11:05                       ` Igor Paunovic
2026-08-17 11:05                         ` Igor Paunovic
2026-08-19 10:57                 ` Jiaxing Hu
2026-08-19 10:57                   ` Jiaxing Hu
2026-08-19 15:46                   ` Igor Paunovic
2026-08-19 15:46                     ` Igor Paunovic
2026-08-19 18:48                     ` Igor Paunovic
2026-08-19 18:48                       ` Igor Paunovic
2026-08-19 21:50                       ` Jiaxing Hu [this message]
2026-08-19 21:50                         ` Jiaxing Hu
2026-08-12  9:41 ` [PATCH v7 09/10] arm64: dts: rockchip: rk3576: add NPU (RKNN) nodes Jiaxing Hu
2026-08-12  9:41   ` Jiaxing Hu
2026-08-12  9:41 ` [PATCH v7 10/10] arm64: dts: rockchip: rk3576-rock-4d: enable NPU Jiaxing Hu
2026-08-12  9:41   ` Jiaxing Hu
2026-08-12 10:20   ` Chaoyi Chen
2026-08-12 10:20     ` Chaoyi Chen

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260819215013.728951-1-gahing@gahingwoo.com \
    --to=gahing@gahingwoo.com \
    --cc=alchark@flipper.net \
    --cc=chaoyi.chen@rock-chips.com \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=heiko@sntech.de \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-rockchip@lists.infradead.org \
    --cc=royalnet026@gmail.com \
    --cc=tomeu@tomeuvizoso.net \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.