From: "Jernej Škrabec" <jernej.skrabec@gmail.com>
To: linux-kernel@vger.kernel.org, Conor Dooley <conor@kernel.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Chen-Yu Tsai <wens@csie.org>,
Samuel Holland <samuel@sholland.org>,
Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Trevor Woerner <twoerner@gmail.com>
Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-sunxi@lists.linux.dev
Subject: Re: [PATCH v3 2/2] riscv: dts: nezha-d1: add gpio-line-names
Date: Tue, 14 Mar 2023 21:44:40 +0100 [thread overview]
Message-ID: <2337214.NG923GbCHz@jernej-laptop> (raw)
In-Reply-To: <20230210025132.36605-2-twoerner@gmail.com>
Dne petek, 10. februar 2023 ob 03:51:32 CET je Trevor Woerner napisal(a):
> Add descriptive names so users can associate specific lines with their
> respective pins on the 40-pin header according to the schematics.
>
> Signed-off-by: Trevor Woerner <twoerner@gmail.com>
> Link:
> http://dl.linux-sunxi.org/D1/D1_Nezha_development_board_schematic_diagram_2
> 0210224.pdf
Applied, but next time please make sure e-mails are not linked together, as
Conor said.
Best regards,
Jernej
> ---
> changes since v2:
> - (no changes, skip to a v3 to align with the other patch in this group)
>
> changes since v1:
> - this patch needs to be placed in order, and come second, after a patch to
> update the schema for the nxp,pcf8575, put this patch in a group where it
> wasn't previously
> - use a Link: to point to the schematic
> - add a comment section describing the rational behind the naming that was
> used
> - make the spacing of each line name uniform, don't try to "line them up"
> vertically
> ---
> .../boot/dts/allwinner/sun20i-d1-nezha.dts | 72 +++++++++++++++++++
> 1 file changed, 72 insertions(+)
>
> diff --git a/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> b/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts index
> a0769185be97..4ed33c1e7c9c 100644
> --- a/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> @@ -1,6 +1,25 @@
> // SPDX-License-Identifier: (GPL-2.0+ or MIT)
> // Copyright (C) 2021-2022 Samuel Holland <samuel@sholland.org>
>
> +/*
> + * gpio line names
> + *
> + * The Nezha-D1 has a 40-pin IO header. Some of these pins are routed
> + * directly to pads on the SoC, others come from an 8-bit pcf857x IO
> + * expander. Therefore, these line names are specified in two places:
> + * one set for the pcf857x, and one set for the pio controller.
> + *
> + * Lines which are routed to the 40-pin header are named as follows:
> + * <pin#> [<pin name>]
> + * where:
> + * <pin#> is the actual pin number of the 40-pin
header
> + * <pin name> is the name of the pin by function/gpio#
> + *
> + * For details regarding pin numbers and names see the schematics (under
> + * "IO EXPAND"):
> + *
> http://dl.linux-sunxi.org/D1/D1_Nezha_development_board_schematic_diagram_2
> 0210224.pdf + */
> +
> #include <dt-bindings/gpio/gpio.h>
> #include <dt-bindings/input/input.h>
>
> @@ -90,6 +109,15 @@ pcf8574a: gpio@38 {
> gpio-controller;
> #gpio-cells = <2>;
> #interrupt-cells = <2>;
> + gpio-line-names =
> + "pin13 [gpio8]",
> + "pin16 [gpio10]",
> + "pin18 [gpio11]",
> + "pin26 [gpio17]",
> + "pin22 [gpio14]",
> + "pin28 [gpio19]",
> + "pin37 [gpio23]",
> + "pin11 [gpio6]";
> };
> };
>
> @@ -164,3 +192,47 @@ &usbphy {
> usb1_vbus-supply = <®_vcc>;
> status = "okay";
> };
> +
> +&pio {
> + gpio-line-names =
> + /* Port A */
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port B */
> + "pin5 [gpio2/twi2-sck]",
> + "pin3 [gpio1/twi2-sda]",
> + "",
> + "pin38 [gpio24/i2s2-din]",
> + "pin40 [gpio25/i2s2-dout]",
> + "pin12 [gpio7/i2s-clk]",
> + "pin35 [gpio22/i2s2-lrck]",
> + "",
> + "pin8 [gpio4/uart0-txd]",
> + "pin10 [gpio5/uart0-rxd]",
> + "",
> + "",
> + "pin15 [gpio9]",
> + "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port C */
> + "",
> + "pin31 [gpio21]",
> + "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port D */
> + "", "", "", "", "", "", "", "",
> + "", "",
> + "pin24 [gpio16/spi1-ce0]",
> + "pin23 [gpio15/spi1-clk]",
> + "pin19 [gpio12/spi1-mosi]",
> + "pin21 [gpio13/spi1-miso]",
> + "pin27 [gpio18/spi1-hold]",
> + "pin29 [gpio20/spi1-wp]",
> + "", "", "", "", "", "",
> + "pin7 [gpio3/pwm]";
> +};
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
WARNING: multiple messages have this Message-ID (diff)
From: "Jernej Škrabec" <jernej.skrabec@gmail.com>
To: linux-kernel@vger.kernel.org, Conor Dooley <conor@kernel.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Chen-Yu Tsai <wens@csie.org>,
Samuel Holland <samuel@sholland.org>,
Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Trevor Woerner <twoerner@gmail.com>
Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-sunxi@lists.linux.dev
Subject: Re: [PATCH v3 2/2] riscv: dts: nezha-d1: add gpio-line-names
Date: Tue, 14 Mar 2023 21:44:40 +0100 [thread overview]
Message-ID: <2337214.NG923GbCHz@jernej-laptop> (raw)
In-Reply-To: <20230210025132.36605-2-twoerner@gmail.com>
Dne petek, 10. februar 2023 ob 03:51:32 CET je Trevor Woerner napisal(a):
> Add descriptive names so users can associate specific lines with their
> respective pins on the 40-pin header according to the schematics.
>
> Signed-off-by: Trevor Woerner <twoerner@gmail.com>
> Link:
> http://dl.linux-sunxi.org/D1/D1_Nezha_development_board_schematic_diagram_2
> 0210224.pdf
Applied, but next time please make sure e-mails are not linked together, as
Conor said.
Best regards,
Jernej
> ---
> changes since v2:
> - (no changes, skip to a v3 to align with the other patch in this group)
>
> changes since v1:
> - this patch needs to be placed in order, and come second, after a patch to
> update the schema for the nxp,pcf8575, put this patch in a group where it
> wasn't previously
> - use a Link: to point to the schematic
> - add a comment section describing the rational behind the naming that was
> used
> - make the spacing of each line name uniform, don't try to "line them up"
> vertically
> ---
> .../boot/dts/allwinner/sun20i-d1-nezha.dts | 72 +++++++++++++++++++
> 1 file changed, 72 insertions(+)
>
> diff --git a/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> b/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts index
> a0769185be97..4ed33c1e7c9c 100644
> --- a/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> @@ -1,6 +1,25 @@
> // SPDX-License-Identifier: (GPL-2.0+ or MIT)
> // Copyright (C) 2021-2022 Samuel Holland <samuel@sholland.org>
>
> +/*
> + * gpio line names
> + *
> + * The Nezha-D1 has a 40-pin IO header. Some of these pins are routed
> + * directly to pads on the SoC, others come from an 8-bit pcf857x IO
> + * expander. Therefore, these line names are specified in two places:
> + * one set for the pcf857x, and one set for the pio controller.
> + *
> + * Lines which are routed to the 40-pin header are named as follows:
> + * <pin#> [<pin name>]
> + * where:
> + * <pin#> is the actual pin number of the 40-pin
header
> + * <pin name> is the name of the pin by function/gpio#
> + *
> + * For details regarding pin numbers and names see the schematics (under
> + * "IO EXPAND"):
> + *
> http://dl.linux-sunxi.org/D1/D1_Nezha_development_board_schematic_diagram_2
> 0210224.pdf + */
> +
> #include <dt-bindings/gpio/gpio.h>
> #include <dt-bindings/input/input.h>
>
> @@ -90,6 +109,15 @@ pcf8574a: gpio@38 {
> gpio-controller;
> #gpio-cells = <2>;
> #interrupt-cells = <2>;
> + gpio-line-names =
> + "pin13 [gpio8]",
> + "pin16 [gpio10]",
> + "pin18 [gpio11]",
> + "pin26 [gpio17]",
> + "pin22 [gpio14]",
> + "pin28 [gpio19]",
> + "pin37 [gpio23]",
> + "pin11 [gpio6]";
> };
> };
>
> @@ -164,3 +192,47 @@ &usbphy {
> usb1_vbus-supply = <®_vcc>;
> status = "okay";
> };
> +
> +&pio {
> + gpio-line-names =
> + /* Port A */
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port B */
> + "pin5 [gpio2/twi2-sck]",
> + "pin3 [gpio1/twi2-sda]",
> + "",
> + "pin38 [gpio24/i2s2-din]",
> + "pin40 [gpio25/i2s2-dout]",
> + "pin12 [gpio7/i2s-clk]",
> + "pin35 [gpio22/i2s2-lrck]",
> + "",
> + "pin8 [gpio4/uart0-txd]",
> + "pin10 [gpio5/uart0-rxd]",
> + "",
> + "",
> + "pin15 [gpio9]",
> + "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port C */
> + "",
> + "pin31 [gpio21]",
> + "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port D */
> + "", "", "", "", "", "", "", "",
> + "", "",
> + "pin24 [gpio16/spi1-ce0]",
> + "pin23 [gpio15/spi1-clk]",
> + "pin19 [gpio12/spi1-mosi]",
> + "pin21 [gpio13/spi1-miso]",
> + "pin27 [gpio18/spi1-hold]",
> + "pin29 [gpio20/spi1-wp]",
> + "", "", "", "", "", "",
> + "pin7 [gpio3/pwm]";
> +};
WARNING: multiple messages have this Message-ID (diff)
From: "Jernej Škrabec" <jernej.skrabec@gmail.com>
To: linux-kernel@vger.kernel.org, Conor Dooley <conor@kernel.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Chen-Yu Tsai <wens@csie.org>,
Samuel Holland <samuel@sholland.org>,
Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Trevor Woerner <twoerner@gmail.com>
Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-sunxi@lists.linux.dev
Subject: Re: [PATCH v3 2/2] riscv: dts: nezha-d1: add gpio-line-names
Date: Tue, 14 Mar 2023 21:44:40 +0100 [thread overview]
Message-ID: <2337214.NG923GbCHz@jernej-laptop> (raw)
In-Reply-To: <20230210025132.36605-2-twoerner@gmail.com>
Dne petek, 10. februar 2023 ob 03:51:32 CET je Trevor Woerner napisal(a):
> Add descriptive names so users can associate specific lines with their
> respective pins on the 40-pin header according to the schematics.
>
> Signed-off-by: Trevor Woerner <twoerner@gmail.com>
> Link:
> http://dl.linux-sunxi.org/D1/D1_Nezha_development_board_schematic_diagram_2
> 0210224.pdf
Applied, but next time please make sure e-mails are not linked together, as
Conor said.
Best regards,
Jernej
> ---
> changes since v2:
> - (no changes, skip to a v3 to align with the other patch in this group)
>
> changes since v1:
> - this patch needs to be placed in order, and come second, after a patch to
> update the schema for the nxp,pcf8575, put this patch in a group where it
> wasn't previously
> - use a Link: to point to the schematic
> - add a comment section describing the rational behind the naming that was
> used
> - make the spacing of each line name uniform, don't try to "line them up"
> vertically
> ---
> .../boot/dts/allwinner/sun20i-d1-nezha.dts | 72 +++++++++++++++++++
> 1 file changed, 72 insertions(+)
>
> diff --git a/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> b/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts index
> a0769185be97..4ed33c1e7c9c 100644
> --- a/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1-nezha.dts
> @@ -1,6 +1,25 @@
> // SPDX-License-Identifier: (GPL-2.0+ or MIT)
> // Copyright (C) 2021-2022 Samuel Holland <samuel@sholland.org>
>
> +/*
> + * gpio line names
> + *
> + * The Nezha-D1 has a 40-pin IO header. Some of these pins are routed
> + * directly to pads on the SoC, others come from an 8-bit pcf857x IO
> + * expander. Therefore, these line names are specified in two places:
> + * one set for the pcf857x, and one set for the pio controller.
> + *
> + * Lines which are routed to the 40-pin header are named as follows:
> + * <pin#> [<pin name>]
> + * where:
> + * <pin#> is the actual pin number of the 40-pin
header
> + * <pin name> is the name of the pin by function/gpio#
> + *
> + * For details regarding pin numbers and names see the schematics (under
> + * "IO EXPAND"):
> + *
> http://dl.linux-sunxi.org/D1/D1_Nezha_development_board_schematic_diagram_2
> 0210224.pdf + */
> +
> #include <dt-bindings/gpio/gpio.h>
> #include <dt-bindings/input/input.h>
>
> @@ -90,6 +109,15 @@ pcf8574a: gpio@38 {
> gpio-controller;
> #gpio-cells = <2>;
> #interrupt-cells = <2>;
> + gpio-line-names =
> + "pin13 [gpio8]",
> + "pin16 [gpio10]",
> + "pin18 [gpio11]",
> + "pin26 [gpio17]",
> + "pin22 [gpio14]",
> + "pin28 [gpio19]",
> + "pin37 [gpio23]",
> + "pin11 [gpio6]";
> };
> };
>
> @@ -164,3 +192,47 @@ &usbphy {
> usb1_vbus-supply = <®_vcc>;
> status = "okay";
> };
> +
> +&pio {
> + gpio-line-names =
> + /* Port A */
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port B */
> + "pin5 [gpio2/twi2-sck]",
> + "pin3 [gpio1/twi2-sda]",
> + "",
> + "pin38 [gpio24/i2s2-din]",
> + "pin40 [gpio25/i2s2-dout]",
> + "pin12 [gpio7/i2s-clk]",
> + "pin35 [gpio22/i2s2-lrck]",
> + "",
> + "pin8 [gpio4/uart0-txd]",
> + "pin10 [gpio5/uart0-rxd]",
> + "",
> + "",
> + "pin15 [gpio9]",
> + "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port C */
> + "",
> + "pin31 [gpio21]",
> + "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + "", "", "", "", "", "", "", "",
> + /* Port D */
> + "", "", "", "", "", "", "", "",
> + "", "",
> + "pin24 [gpio16/spi1-ce0]",
> + "pin23 [gpio15/spi1-clk]",
> + "pin19 [gpio12/spi1-mosi]",
> + "pin21 [gpio13/spi1-miso]",
> + "pin27 [gpio18/spi1-hold]",
> + "pin29 [gpio20/spi1-wp]",
> + "", "", "", "", "", "",
> + "pin7 [gpio3/pwm]";
> +};
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2023-03-14 20:44 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-08 1:45 [PATCH] riscv: dts: nezha-d1: add gpio-line-names Trevor Woerner
2023-02-08 1:45 ` Trevor Woerner
2023-02-08 1:45 ` Trevor Woerner
2023-02-08 16:43 ` Conor Dooley
2023-02-08 16:43 ` Conor Dooley
2023-02-08 16:43 ` Conor Dooley
2023-02-08 16:57 ` Trevor Woerner
2023-02-08 16:57 ` Trevor Woerner
2023-02-08 16:57 ` Trevor Woerner
2023-02-10 2:51 ` [PATCH v3 2/2] " Trevor Woerner
2023-02-10 2:51 ` Trevor Woerner
2023-02-10 2:51 ` Trevor Woerner
2023-02-10 20:37 ` Conor Dooley
2023-02-10 20:37 ` Conor Dooley
2023-02-10 20:37 ` Conor Dooley
2023-03-14 20:44 ` Jernej Škrabec [this message]
2023-03-14 20:44 ` Jernej Škrabec
2023-03-14 20:44 ` Jernej Škrabec
-- strict thread matches above, loose matches on Subject: below --
2023-02-09 4:17 [PATCH 1/2] dt-bindings: gpio: nxp,pcf8575: " Trevor Woerner
2023-02-09 4:31 ` [PATCH v2] " Trevor Woerner
2023-02-09 8:29 ` Krzysztof Kozlowski
2023-02-10 2:51 ` [PATCH v3 1/2] " Trevor Woerner
2023-02-10 11:49 ` Krzysztof Kozlowski
2023-02-27 21:37 ` Linus Walleij
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2337214.NG923GbCHz@jernej-laptop \
--to=jernej.skrabec@gmail.com \
--cc=aou@eecs.berkeley.edu \
--cc=conor@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux-sunxi@lists.linux.dev \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=robh+dt@kernel.org \
--cc=samuel@sholland.org \
--cc=twoerner@gmail.com \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.