All of lore.kernel.org
 help / color / mirror / Atom feed
From: Vincenzo Frascino <vincenzo.frascino@arm.com>
To: Andrey Konovalov <andreyknvl@gmail.com>
Cc: Linux ARM <linux-arm-kernel@lists.infradead.org>,
	LKML <linux-kernel@vger.kernel.org>,
	kasan-dev <kasan-dev@googlegroups.com>,
	Andrew Morton <akpm@linux-foundation.org>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will@kernel.org>, Dmitry Vyukov <dvyukov@google.com>,
	Andrey Ryabinin <aryabinin@virtuozzo.com>,
	Alexander Potapenko <glider@google.com>,
	Marco Elver <elver@google.com>,
	Evgenii Stepanov <eugenis@google.com>,
	Branislav Rankov <Branislav.Rankov@arm.com>,
	Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Subject: Re: [PATCH v2 4/5] arm64: mte: Add asymmetric mode support
Date: Wed, 6 Oct 2021 16:21:17 +0200	[thread overview]
Message-ID: <2d03d87b-5ea8-8b2a-eae6-ae70c7e9d855@arm.com> (raw)
In-Reply-To: <CA+fCnZeL48oLd8bbWgxomc6WnS4e53a7K6SwBpKBJND4f03f7A@mail.gmail.com>

On 10/6/21 2:19 PM, Andrey Konovalov wrote:
>> +               if (!system_uses_mte_async_mode())
>> +                       static_branch_enable(&mte_async_mode);
> Using this variable and function here still looks confusing. Maybe
> naming the variable mte_async_or_asymm_mode? Or
> mte_async_fault_possible similarly to KASAN?
> 
> 

mte_async_or_asymm_mode works for me. I will modify the code in v3.

Thanks.

-- 
Regards,
Vincenzo

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Vincenzo Frascino <vincenzo.frascino@arm.com>
To: Andrey Konovalov <andreyknvl@gmail.com>
Cc: Linux ARM <linux-arm-kernel@lists.infradead.org>,
	LKML <linux-kernel@vger.kernel.org>,
	kasan-dev <kasan-dev@googlegroups.com>,
	Andrew Morton <akpm@linux-foundation.org>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will@kernel.org>, Dmitry Vyukov <dvyukov@google.com>,
	Andrey Ryabinin <aryabinin@virtuozzo.com>,
	Alexander Potapenko <glider@google.com>,
	Marco Elver <elver@google.com>,
	Evgenii Stepanov <eugenis@google.com>,
	Branislav Rankov <Branislav.Rankov@arm.com>,
	Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Subject: Re: [PATCH v2 4/5] arm64: mte: Add asymmetric mode support
Date: Wed, 6 Oct 2021 16:21:17 +0200	[thread overview]
Message-ID: <2d03d87b-5ea8-8b2a-eae6-ae70c7e9d855@arm.com> (raw)
In-Reply-To: <CA+fCnZeL48oLd8bbWgxomc6WnS4e53a7K6SwBpKBJND4f03f7A@mail.gmail.com>

On 10/6/21 2:19 PM, Andrey Konovalov wrote:
>> +               if (!system_uses_mte_async_mode())
>> +                       static_branch_enable(&mte_async_mode);
> Using this variable and function here still looks confusing. Maybe
> naming the variable mte_async_or_asymm_mode? Or
> mte_async_fault_possible similarly to KASAN?
> 
> 

mte_async_or_asymm_mode works for me. I will modify the code in v3.

Thanks.

-- 
Regards,
Vincenzo

  reply	other threads:[~2021-10-06 14:23 UTC|newest]

Thread overview: 30+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-10-04 20:22 [PATCH v2 0/5] arm64: ARMv8.7-A: MTE: Add asymm in-kernel support Vincenzo Frascino
2021-10-04 20:22 ` Vincenzo Frascino
2021-10-04 20:22 ` [PATCH v2 1/5] kasan: Remove duplicate of kasan_flag_async Vincenzo Frascino
2021-10-04 20:22   ` Vincenzo Frascino
2021-10-04 20:22 ` [PATCH v2 2/5] arm64: mte: Bitfield definitions for Asymm MTE Vincenzo Frascino
2021-10-04 20:22   ` Vincenzo Frascino
2021-10-04 20:22 ` [PATCH v2 3/5] arm64: mte: CPU feature detection " Vincenzo Frascino
2021-10-04 20:22   ` Vincenzo Frascino
2021-10-04 20:22 ` [PATCH v2 4/5] arm64: mte: Add asymmetric mode support Vincenzo Frascino
2021-10-04 20:22   ` Vincenzo Frascino
2021-10-06 12:19   ` Andrey Konovalov
2021-10-06 12:19     ` Andrey Konovalov
2021-10-06 14:21     ` Vincenzo Frascino [this message]
2021-10-06 14:21       ` Vincenzo Frascino
2021-10-04 20:22 ` [PATCH v2 5/5] kasan: Extend KASAN mode kernel parameter Vincenzo Frascino
2021-10-04 20:22   ` Vincenzo Frascino
2021-10-06 10:58   ` Will Deacon
2021-10-06 10:58     ` Will Deacon
2021-10-06 11:35   ` Marco Elver
2021-10-06 11:35     ` Marco Elver
2021-10-06 14:22     ` Vincenzo Frascino
2021-10-06 14:22       ` Vincenzo Frascino
2021-10-06 12:19   ` Andrey Konovalov
2021-10-06 12:19     ` Andrey Konovalov
2021-10-06 14:25     ` Vincenzo Frascino
2021-10-06 14:25       ` Vincenzo Frascino
2021-10-05 22:25 ` [PATCH v2 0/5] arm64: ARMv8.7-A: MTE: Add asymm in-kernel support Andrew Morton
2021-10-05 22:25   ` Andrew Morton
2021-10-06  8:05   ` Will Deacon
2021-10-06  8:05     ` Will Deacon

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=2d03d87b-5ea8-8b2a-eae6-ae70c7e9d855@arm.com \
    --to=vincenzo.frascino@arm.com \
    --cc=Branislav.Rankov@arm.com \
    --cc=akpm@linux-foundation.org \
    --cc=andreyknvl@gmail.com \
    --cc=aryabinin@virtuozzo.com \
    --cc=catalin.marinas@arm.com \
    --cc=dvyukov@google.com \
    --cc=elver@google.com \
    --cc=eugenis@google.com \
    --cc=glider@google.com \
    --cc=kasan-dev@googlegroups.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=lorenzo.pieralisi@arm.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.