From: "Min Lin" <linmin@eswincomputing.com>
To: "Bo Gan" <ganboing@gmail.com>
Cc: "Yulin Lu" <luyulin@eswincomputing.com>,
vkoul@kernel.org, neil.armstrong@linaro.org, robh@kernel.org,
krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de,
linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, ningyu@eswincomputing.com,
fenglin@eswincomputing.com
Subject: Re: Re: [PATCH v9 1/2] dt-bindings: phy: eswin: Document the EIC7700 SoC SATA PHY
Date: Thu, 5 Mar 2026 11:14:46 +0800 (GMT+08:00) [thread overview]
Message-ID: <3183d6e5.3d91.19cbbfda018.Coremail.linmin@eswincomputing.com> (raw)
In-Reply-To: <5116340c-4702-47d0-87f0-9399937f0e64@gmail.com>
Hi Bo Gan,
To make SATA, USB work, the HSP clock&reset driver is needed. We're doing the upstreaming for this driver.
Here is a draft for your reference, it has been verified with latest v15 clock patchset on our site:
[1]HSP clock and reset generator: https://github.com/eswincomputing/linux-next/pull/23
[2]SATA dts node example: https://github.com/eswincomputing/linux-next/pull/24
Regards,
Lin Min
> -----Original Messages-----
> From: "Bo Gan" <ganboing@gmail.com>
> Send time:Tuesday, 03/03/2026 19:46:25
> To: "Yulin Lu" <luyulin@eswincomputing.com>, vkoul@kernel.org, neil.armstrong@linaro.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
> Cc: ningyu@eswincomputing.com, linmin@eswincomputing.com, fenglin@eswincomputing.com
> Subject: Re: [PATCH v9 1/2] dt-bindings: phy: eswin: Document the EIC7700 SoC SATA PHY
>
> Hi Yulin,
>
> Can your team share the dt and driver for &hspcrg? I want to do some
> testing with your latest v15 clock patchset on my P550 w/ SATA. W/o
> &hspcrg, the SATA phy can't be enabled, hence SATA drive doesn't work.
>
> Bo
>
> On 2/5/26 00:21, Yulin Lu wrote:
> > Document the SATA PHY on the EIC7700 SoC platform,
> > describing its usage.
> >
> > Signed-off-by: Yulin Lu <luyulin@eswincomputing.com>
> > ---
> > .../bindings/phy/eswin,eic7700-sata-phy.yaml | 92 +++++++++++++++++++
> > 1 file changed, 92 insertions(+)
> > create mode 100644 Documentation/devicetree/bindings/phy/eswin,eic7700-sata-phy.yaml
> >
> > diff --git a/Documentation/devicetree/bindings/phy/eswin,eic7700-sata-phy.yaml b/Documentation/devicetree/bindings/phy/eswin,eic7700-sata-phy.yaml
> > new file mode 100644
> > index 000000000000..fc7dbac77acf
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/phy/eswin,eic7700-sata-phy.yaml
> > @@ -0,0 +1,92 @@
> > +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/phy/eswin,eic7700-sata-phy.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: Eswin EIC7700 SoC SATA PHY
> > +
> > +maintainers:
> > + - Yulin Lu <luyulin@eswincomputing.com>
> > + - Huan He <hehuan1@eswincomputing.com>
> > +
> > +properties:
> > + compatible:
> > + const: eswin,eic7700-sata-phy
> > +
> > + reg:
> > + maxItems: 1
> > +
> > + clocks:
> > + maxItems: 1
> > +
> > + clock-names:
> > + const: phy
> > +
> > + resets:
> > + maxItems: 2
> > +
> > + reset-names:
> > + items:
> > + - const: port
> > + - const: phy
> > +
> > + eswin,tx-amplitude-tuning:
> > + description: This adjusts the transmitter amplitude signal, and its value
> > + is derived from eye diagram tuning. The three values correspond to Gen1,
> > + Gen2, and Gen3 parameters respectively.
> > + $ref: /schemas/types.yaml#/definitions/uint32-array
> > + items:
> > + - description: Gen1 parameter.
> > + minimum: 0
> > + maximum: 0x7f
> > + - description: Gen2 parameter.
> > + minimum: 0
> > + maximum: 0x7f
> > + - description: Gen3 parameter.
> > + minimum: 0
> > + maximum: 0x7f
> > + default: [0, 0, 0]
> > +
> > + eswin,tx-preemph-tuning:
> > + description: This adjusts the transmitter de-emphasis signal, and its value
> > + is derived from eye diagram tuning. The three values correspond to Gen1,
> > + Gen2, and Gen3 parameters respectively.
> > + $ref: /schemas/types.yaml#/definitions/uint32-array
> > + items:
> > + - description: Gen1 parameter.
> > + minimum: 0
> > + maximum: 0x3f
> > + - description: Gen2 parameter.
> > + minimum: 0
> > + maximum: 0x3f
> > + - description: Gen3 parameter.
> > + minimum: 0
> > + maximum: 0x3f
> > + default: [0, 0, 0]
> > +
> > + "#phy-cells":
> > + const: 0
> > +
> > +required:
> > + - compatible
> > + - reg
> > + - clocks
> > + - clock-names
> > + - resets
> > + - reset-names
> > + - "#phy-cells"
> > +
> > +additionalProperties: false
> > +
> > +examples:
> > + - |
> > + sata-phy@50440300 {
> > + compatible = "eswin,eic7700-sata-phy";
> > + reg = <0x50440300 0x40>;
> > + clocks = <&hspcrg 17>;
> > + clock-names = "phy";
> > + resets = <&hspcrg 0>, <&hspcrg 1>;
> > + reset-names = "port", "phy";
> > + #phy-cells = <0>;
> > + };
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
WARNING: multiple messages have this Message-ID (diff)
From: "Min Lin" <linmin@eswincomputing.com>
To: "Bo Gan" <ganboing@gmail.com>
Cc: "Yulin Lu" <luyulin@eswincomputing.com>,
vkoul@kernel.org, neil.armstrong@linaro.org, robh@kernel.org,
krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de,
linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, ningyu@eswincomputing.com,
fenglin@eswincomputing.com
Subject: Re: Re: [PATCH v9 1/2] dt-bindings: phy: eswin: Document the EIC7700 SoC SATA PHY
Date: Thu, 5 Mar 2026 11:14:46 +0800 (GMT+08:00) [thread overview]
Message-ID: <3183d6e5.3d91.19cbbfda018.Coremail.linmin@eswincomputing.com> (raw)
In-Reply-To: <5116340c-4702-47d0-87f0-9399937f0e64@gmail.com>
Hi Bo Gan,
To make SATA, USB work, the HSP clock&reset driver is needed. We're doing the upstreaming for this driver.
Here is a draft for your reference, it has been verified with latest v15 clock patchset on our site:
[1]HSP clock and reset generator: https://github.com/eswincomputing/linux-next/pull/23
[2]SATA dts node example: https://github.com/eswincomputing/linux-next/pull/24
Regards,
Lin Min
> -----Original Messages-----
> From: "Bo Gan" <ganboing@gmail.com>
> Send time:Tuesday, 03/03/2026 19:46:25
> To: "Yulin Lu" <luyulin@eswincomputing.com>, vkoul@kernel.org, neil.armstrong@linaro.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
> Cc: ningyu@eswincomputing.com, linmin@eswincomputing.com, fenglin@eswincomputing.com
> Subject: Re: [PATCH v9 1/2] dt-bindings: phy: eswin: Document the EIC7700 SoC SATA PHY
>
> Hi Yulin,
>
> Can your team share the dt and driver for &hspcrg? I want to do some
> testing with your latest v15 clock patchset on my P550 w/ SATA. W/o
> &hspcrg, the SATA phy can't be enabled, hence SATA drive doesn't work.
>
> Bo
>
> On 2/5/26 00:21, Yulin Lu wrote:
> > Document the SATA PHY on the EIC7700 SoC platform,
> > describing its usage.
> >
> > Signed-off-by: Yulin Lu <luyulin@eswincomputing.com>
> > ---
> > .../bindings/phy/eswin,eic7700-sata-phy.yaml | 92 +++++++++++++++++++
> > 1 file changed, 92 insertions(+)
> > create mode 100644 Documentation/devicetree/bindings/phy/eswin,eic7700-sata-phy.yaml
> >
> > diff --git a/Documentation/devicetree/bindings/phy/eswin,eic7700-sata-phy.yaml b/Documentation/devicetree/bindings/phy/eswin,eic7700-sata-phy.yaml
> > new file mode 100644
> > index 000000000000..fc7dbac77acf
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/phy/eswin,eic7700-sata-phy.yaml
> > @@ -0,0 +1,92 @@
> > +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/phy/eswin,eic7700-sata-phy.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: Eswin EIC7700 SoC SATA PHY
> > +
> > +maintainers:
> > + - Yulin Lu <luyulin@eswincomputing.com>
> > + - Huan He <hehuan1@eswincomputing.com>
> > +
> > +properties:
> > + compatible:
> > + const: eswin,eic7700-sata-phy
> > +
> > + reg:
> > + maxItems: 1
> > +
> > + clocks:
> > + maxItems: 1
> > +
> > + clock-names:
> > + const: phy
> > +
> > + resets:
> > + maxItems: 2
> > +
> > + reset-names:
> > + items:
> > + - const: port
> > + - const: phy
> > +
> > + eswin,tx-amplitude-tuning:
> > + description: This adjusts the transmitter amplitude signal, and its value
> > + is derived from eye diagram tuning. The three values correspond to Gen1,
> > + Gen2, and Gen3 parameters respectively.
> > + $ref: /schemas/types.yaml#/definitions/uint32-array
> > + items:
> > + - description: Gen1 parameter.
> > + minimum: 0
> > + maximum: 0x7f
> > + - description: Gen2 parameter.
> > + minimum: 0
> > + maximum: 0x7f
> > + - description: Gen3 parameter.
> > + minimum: 0
> > + maximum: 0x7f
> > + default: [0, 0, 0]
> > +
> > + eswin,tx-preemph-tuning:
> > + description: This adjusts the transmitter de-emphasis signal, and its value
> > + is derived from eye diagram tuning. The three values correspond to Gen1,
> > + Gen2, and Gen3 parameters respectively.
> > + $ref: /schemas/types.yaml#/definitions/uint32-array
> > + items:
> > + - description: Gen1 parameter.
> > + minimum: 0
> > + maximum: 0x3f
> > + - description: Gen2 parameter.
> > + minimum: 0
> > + maximum: 0x3f
> > + - description: Gen3 parameter.
> > + minimum: 0
> > + maximum: 0x3f
> > + default: [0, 0, 0]
> > +
> > + "#phy-cells":
> > + const: 0
> > +
> > +required:
> > + - compatible
> > + - reg
> > + - clocks
> > + - clock-names
> > + - resets
> > + - reset-names
> > + - "#phy-cells"
> > +
> > +additionalProperties: false
> > +
> > +examples:
> > + - |
> > + sata-phy@50440300 {
> > + compatible = "eswin,eic7700-sata-phy";
> > + reg = <0x50440300 0x40>;
> > + clocks = <&hspcrg 17>;
> > + clock-names = "phy";
> > + resets = <&hspcrg 0>, <&hspcrg 1>;
> > + reset-names = "port", "phy";
> > + #phy-cells = <0>;
> > + };
next prev parent reply other threads:[~2026-03-05 3:15 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-02-05 8:20 [PATCH v9 0/2] Add driver support for Eswin EIC7700 SoC SATA PHY Yulin Lu
2026-02-05 8:20 ` Yulin Lu
2026-02-05 8:21 ` [PATCH v9 1/2] dt-bindings: phy: eswin: Document the " Yulin Lu
2026-02-05 8:21 ` Yulin Lu
2026-02-05 13:41 ` Krzysztof Kozlowski
2026-02-05 13:41 ` Krzysztof Kozlowski
2026-03-03 11:46 ` Bo Gan
2026-03-03 11:46 ` Bo Gan
2026-03-05 3:14 ` Min Lin [this message]
2026-03-05 3:14 ` Min Lin
2026-02-05 8:22 ` [PATCH v9 2/2] phy: eswin: Create eswin directory and add EIC7700 SATA PHY driver Yulin Lu
2026-02-05 8:22 ` Yulin Lu
2026-02-13 6:20 ` [PATCH v9 0/2] Add driver support for Eswin EIC7700 SoC SATA PHY Yulin Lu
2026-02-13 6:20 ` Yulin Lu
2026-02-27 15:29 ` Vinod Koul
2026-02-27 15:29 ` Vinod Koul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3183d6e5.3d91.19cbbfda018.Coremail.linmin@eswincomputing.com \
--to=linmin@eswincomputing.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fenglin@eswincomputing.com \
--cc=ganboing@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=luyulin@eswincomputing.com \
--cc=neil.armstrong@linaro.org \
--cc=ningyu@eswincomputing.com \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.