All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Gupta, Anshuman" <anshuman.gupta@intel.com>
To: "Li, Juston" <juston.li@intel.com>,
	"intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>
Cc: "seanpaul@chromium.org" <seanpaul@chromium.org>
Subject: Re: [Intel-gfx] [PATCH v2 4/4] drm/i915/hdcp: disable the QSES check for HDCP2.2 over MST
Date: Wed, 27 Jan 2021 07:28:51 +0000	[thread overview]
Message-ID: <33ca4c838fc843b883ee87e889e8ba87@intel.com> (raw)
In-Reply-To: <20210127065034.2501119-4-juston.li@intel.com>

Looks Good to me.
Reviewed-by: Anshuman Gupta <anshuman.gupta@intel.com>

> -----Original Message-----
> From: Li, Juston <juston.li@intel.com>
> Sent: Wednesday, January 27, 2021 12:21 PM
> To: intel-gfx@lists.freedesktop.org
> Cc: seanpaul@chromium.org; Gupta, Anshuman
> <anshuman.gupta@intel.com>; C, Ramalingam <ramalingam.c@intel.com>;
> Li, Juston <juston.li@intel.com>
> Subject: [PATCH v2 4/4] drm/i915/hdcp: disable the QSES check for
> HDCP2.2 over MST
> 
> Like the patch to disable QSES for HDCP 1.4 over MST
> https://patchwork.freedesktop.org/patch/415297/ the HDCP2.2 spec
> doesn't require QSES as well and we've seen QSES not supported on a
> couple HDCP2.2 docks so far (Dell WD19 and Lenovo LDC-G2)
> 
> Remove it for now until we get a better idea of how widely supported QSES
> is and how to support it optionally.
> 
> Signed-off-by: Juston Li <juston.li@intel.com>
> ---
>  drivers/gpu/drm/i915/display/intel_dp_hdcp.c | 31 +-------------------
>  1 file changed, 1 insertion(+), 30 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/display/intel_dp_hdcp.c
> b/drivers/gpu/drm/i915/display/intel_dp_hdcp.c
> index cd183944bc5a..5e9d0d8f7f84 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp_hdcp.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp_hdcp.c
> @@ -699,30 +699,6 @@ intel_dp_mst_hdcp_stream_encryption(struct
> intel_connector *connector,
>  	return 0;
>  }
> 
> -static bool intel_dp_mst_get_qses_status(struct intel_digital_port
> *dig_port,
> -					 struct intel_connector *connector)
> -{
> -	struct drm_i915_private *i915 = to_i915(dig_port->base.base.dev);
> -	struct drm_dp_query_stream_enc_status_ack_reply reply;
> -	struct intel_dp *intel_dp = &dig_port->dp;
> -	int ret;
> -
> -	ret = drm_dp_send_query_stream_enc_status(&intel_dp-
> >mst_mgr,
> -						  connector->port, &reply);
> -	if (ret) {
> -		drm_dbg_kms(&i915->drm,
> -			    "[%s:%d] failed QSES ret=%d\n",
> -			    connector->base.name, connector->base.base.id,
> ret);
> -		return false;
> -	}
> -
> -	drm_dbg_kms(&i915->drm, "[%s:%d] QSES stream auth: %d stream
> enc: %d\n",
> -		    connector->base.name, connector->base.base.id,
> -		    reply.auth_completed, reply.encryption_enabled);
> -
> -	return reply.auth_completed && reply.encryption_enabled;
> -}
> -
>  static int
>  intel_dp_mst_hdcp2_stream_encryption(struct intel_connector
> *connector,
>  				     bool enable)
> @@ -758,11 +734,6 @@ intel_dp_mst_hdcp2_stream_encryption(struct
> intel_connector *connector,
>  	return 0;
>  }
> 
> -/*
> - * DP v2.0 I.3.3 ignore the stream signature L' in QSES reply msg reply.
> - * I.3.5 MST source device may use a QSES msg to query downstream
> status
> - * for a particular stream.
> - */
>  static
>  int intel_dp_mst_hdcp2_check_link(struct intel_digital_port *dig_port,
>  				  struct intel_connector *connector) @@ -
> 782,7 +753,7 @@ int intel_dp_mst_hdcp2_check_link(struct
> intel_digital_port *dig_port,
>  			return ret;
>  	}
> 
> -	return intel_dp_mst_get_qses_status(dig_port, connector) ? 0 : -
> EINVAL;
> +	return 0;
>  }
> 
>  static const struct intel_hdcp_shim intel_dp_mst_hdcp_shim = {
> --
> 2.29.2

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2021-01-27  7:28 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-01-27  6:50 [Intel-gfx] [PATCH v2 1/4] drm/i915/hdcp: Disable the QSES check for HDCP 1.4 over MST Juston Li
2021-01-27  6:50 ` [Intel-gfx] [PATCH v2 2/4] drm/i915/hdcp: update cp_irq_count_cached in intel_dp_hdcp2_read_msg() Juston Li
2021-01-27  7:17   ` Gupta, Anshuman
2021-01-27  6:50 ` [Intel-gfx] [PATCH v2 3/4] drm/i915/hdcp: read RxInfo once when reading Send_Pairing_Info Juston Li
2021-01-27  7:24   ` Gupta, Anshuman
2021-01-27  8:52     ` Gupta, Anshuman
2021-01-27  8:52       ` Gupta, Anshuman
2021-01-27  6:50 ` [Intel-gfx] [PATCH v2 4/4] drm/i915/hdcp: disable the QSES check for HDCP2.2 over MST Juston Li
2021-01-27  7:28   ` Gupta, Anshuman [this message]
2021-01-27  7:17 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [v2,1/4] drm/i915/hdcp: Disable the QSES check for HDCP 1.4 " Patchwork
2021-01-27  7:46 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2021-01-27 11:14   ` Gupta, Anshuman
2021-01-27 17:53     ` Vudum, Lakshminarayana
2021-01-27 17:05 ` Patchwork
2021-01-27 17:34 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-01-27 21:08 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=33ca4c838fc843b883ee87e889e8ba87@intel.com \
    --to=anshuman.gupta@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=juston.li@intel.com \
    --cc=seanpaul@chromium.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.