All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Rafael J. Wysocki" <rjw@rjwysocki.net>
To: Hans de Goede <hdegoede@redhat.com>
Cc: "Maarten Lankhorst" <maarten.lankhorst@linux.intel.com>,
	"Jani Nikula" <jani.nikula@linux.intel.com>,
	"Joonas Lahtinen" <joonas.lahtinen@linux.intel.com>,
	"Rodrigo Vivi" <rodrigo.vivi@intel.com>,
	"Ville Syrjälä" <ville.syrjala@linux.intel.com>,
	"Len Brown" <lenb@kernel.org>, "Lee Jones" <lee.jones@linaro.org>,
	"Andy Shevchenko" <andriy.shevchenko@linux.intel.com>,
	linux-acpi@vger.kernel.org,
	intel-gfx <intel-gfx@lists.freedesktop.org>,
	dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 1/3] ACPI / LPSS: Rename pwm_backlight pwm-lookup to pwm_soc_backlight
Date: Fri, 29 Nov 2019 12:59:40 +0100	[thread overview]
Message-ID: <3461808.dMKB6b565b@kreacher> (raw)
In-Reply-To: <20191119151818.67531-2-hdegoede@redhat.com>

On Tuesday, November 19, 2019 4:18:16 PM CET Hans de Goede wrote:
> At least Bay Trail (BYT) and Cherry Trail (CHT) devices can use 1 of 2
> different PWM controllers for controlling the LCD's backlight brightness.
> Either the one integrated into the PMIC or the one integrated into the
> SoC (the 1st LPSS PWM controller).
> 
> So far in the LPSS code on BYT we have skipped registering the LPSS PWM
> controller "pwm_backlight" lookup entry when a Crystal Cove PMIC is
> present, assuming that in this case the PMIC PWM controller will be used.
> 
> On CHT we have been relying on only 1 of the 2 PWM controllers being
> enabled in the DSDT at the same time; and always registered the lookup.
> 
> So far this has been working, but the correct way to determine which PWM
> controller needs to be used is by checking a bit in the VBT table and
> recently I've learned about 2 different BYT devices:
> Point of View MOBII TAB-P800W
> Acer Switch 10 SW5-012
> 
> Which use a Crystal Cove PMIC, yet the LCD is connected to the SoC/LPSS
> PWM controller (and the VBT correctly indicates this), so here our old
> heuristics fail.
> 
> Since only the i915 driver has access to the VBT, this commit renames
> the "pwm_backlight" lookup entries for the 1st BYT/CHT LPSS PWM controller
> to "pwm_soc_backlight" so that the i915 driver can do a pwm_get() for
> the right controller depending on the VBT bit, instead of the i915 driver
> relying on a "pwm_backlight" lookup getting registered which magically
> points to the right controller.
> 
> Signed-off-by: Hans de Goede <hdegoede@redhat.com>

Acked-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>

Or please let me know if you want me to take the whole series.

Thanks!

> ---
>  drivers/acpi/acpi_lpss.c | 11 +++--------
>  1 file changed, 3 insertions(+), 8 deletions(-)
> 
> diff --git a/drivers/acpi/acpi_lpss.c b/drivers/acpi/acpi_lpss.c
> index 751ed38f2a10..63e81d8e675b 100644
> --- a/drivers/acpi/acpi_lpss.c
> +++ b/drivers/acpi/acpi_lpss.c
> @@ -69,10 +69,6 @@ ACPI_MODULE_NAME("acpi_lpss");
>  #define LPSS_SAVE_CTX			BIT(4)
>  #define LPSS_NO_D3_DELAY		BIT(5)
>  
> -/* Crystal Cove PMIC shares same ACPI ID between different platforms */
> -#define BYT_CRC_HRV			2
> -#define CHT_CRC_HRV			3
> -
>  struct lpss_private_data;
>  
>  struct lpss_device_desc {
> @@ -158,7 +154,7 @@ static void lpss_deassert_reset(struct lpss_private_data *pdata)
>   */
>  static struct pwm_lookup byt_pwm_lookup[] = {
>  	PWM_LOOKUP_WITH_MODULE("80860F09:00", 0, "0000:00:02.0",
> -			       "pwm_backlight", 0, PWM_POLARITY_NORMAL,
> +			       "pwm_soc_backlight", 0, PWM_POLARITY_NORMAL,
>  			       "pwm-lpss-platform"),
>  };
>  
> @@ -170,8 +166,7 @@ static void byt_pwm_setup(struct lpss_private_data *pdata)
>  	if (!adev->pnp.unique_id || strcmp(adev->pnp.unique_id, "1"))
>  		return;
>  
> -	if (!acpi_dev_present("INT33FD", NULL, BYT_CRC_HRV))
> -		pwm_add_table(byt_pwm_lookup, ARRAY_SIZE(byt_pwm_lookup));
> +	pwm_add_table(byt_pwm_lookup, ARRAY_SIZE(byt_pwm_lookup));
>  }
>  
>  #define LPSS_I2C_ENABLE			0x6c
> @@ -204,7 +199,7 @@ static void byt_i2c_setup(struct lpss_private_data *pdata)
>  /* BSW PWM used for backlight control by the i915 driver */
>  static struct pwm_lookup bsw_pwm_lookup[] = {
>  	PWM_LOOKUP_WITH_MODULE("80862288:00", 0, "0000:00:02.0",
> -			       "pwm_backlight", 0, PWM_POLARITY_NORMAL,
> +			       "pwm_soc_backlight", 0, PWM_POLARITY_NORMAL,
>  			       "pwm-lpss-platform"),
>  };
>  
> 





WARNING: multiple messages have this Message-ID (diff)
From: "Rafael J. Wysocki" <rjw@rjwysocki.net>
To: Hans de Goede <hdegoede@redhat.com>
Cc: intel-gfx <intel-gfx@lists.freedesktop.org>,
	linux-kernel@vger.kernel.org, linux-acpi@vger.kernel.org,
	dri-devel@lists.freedesktop.org,
	Rodrigo Vivi <rodrigo.vivi@intel.com>,
	Andy Shevchenko <andriy.shevchenko@linux.intel.com>,
	Lee Jones <lee.jones@linaro.org>, Len Brown <lenb@kernel.org>
Subject: Re: [PATCH 1/3] ACPI / LPSS: Rename pwm_backlight pwm-lookup to pwm_soc_backlight
Date: Fri, 29 Nov 2019 12:59:40 +0100	[thread overview]
Message-ID: <3461808.dMKB6b565b@kreacher> (raw)
Message-ID: <20191129115940.zGCNmhSIRZCbzoIuLr0A7TzghG1Yk9ewy51burIWaT0@z> (raw)
In-Reply-To: <20191119151818.67531-2-hdegoede@redhat.com>

On Tuesday, November 19, 2019 4:18:16 PM CET Hans de Goede wrote:
> At least Bay Trail (BYT) and Cherry Trail (CHT) devices can use 1 of 2
> different PWM controllers for controlling the LCD's backlight brightness.
> Either the one integrated into the PMIC or the one integrated into the
> SoC (the 1st LPSS PWM controller).
> 
> So far in the LPSS code on BYT we have skipped registering the LPSS PWM
> controller "pwm_backlight" lookup entry when a Crystal Cove PMIC is
> present, assuming that in this case the PMIC PWM controller will be used.
> 
> On CHT we have been relying on only 1 of the 2 PWM controllers being
> enabled in the DSDT at the same time; and always registered the lookup.
> 
> So far this has been working, but the correct way to determine which PWM
> controller needs to be used is by checking a bit in the VBT table and
> recently I've learned about 2 different BYT devices:
> Point of View MOBII TAB-P800W
> Acer Switch 10 SW5-012
> 
> Which use a Crystal Cove PMIC, yet the LCD is connected to the SoC/LPSS
> PWM controller (and the VBT correctly indicates this), so here our old
> heuristics fail.
> 
> Since only the i915 driver has access to the VBT, this commit renames
> the "pwm_backlight" lookup entries for the 1st BYT/CHT LPSS PWM controller
> to "pwm_soc_backlight" so that the i915 driver can do a pwm_get() for
> the right controller depending on the VBT bit, instead of the i915 driver
> relying on a "pwm_backlight" lookup getting registered which magically
> points to the right controller.
> 
> Signed-off-by: Hans de Goede <hdegoede@redhat.com>

Acked-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>

Or please let me know if you want me to take the whole series.

Thanks!

> ---
>  drivers/acpi/acpi_lpss.c | 11 +++--------
>  1 file changed, 3 insertions(+), 8 deletions(-)
> 
> diff --git a/drivers/acpi/acpi_lpss.c b/drivers/acpi/acpi_lpss.c
> index 751ed38f2a10..63e81d8e675b 100644
> --- a/drivers/acpi/acpi_lpss.c
> +++ b/drivers/acpi/acpi_lpss.c
> @@ -69,10 +69,6 @@ ACPI_MODULE_NAME("acpi_lpss");
>  #define LPSS_SAVE_CTX			BIT(4)
>  #define LPSS_NO_D3_DELAY		BIT(5)
>  
> -/* Crystal Cove PMIC shares same ACPI ID between different platforms */
> -#define BYT_CRC_HRV			2
> -#define CHT_CRC_HRV			3
> -
>  struct lpss_private_data;
>  
>  struct lpss_device_desc {
> @@ -158,7 +154,7 @@ static void lpss_deassert_reset(struct lpss_private_data *pdata)
>   */
>  static struct pwm_lookup byt_pwm_lookup[] = {
>  	PWM_LOOKUP_WITH_MODULE("80860F09:00", 0, "0000:00:02.0",
> -			       "pwm_backlight", 0, PWM_POLARITY_NORMAL,
> +			       "pwm_soc_backlight", 0, PWM_POLARITY_NORMAL,
>  			       "pwm-lpss-platform"),
>  };
>  
> @@ -170,8 +166,7 @@ static void byt_pwm_setup(struct lpss_private_data *pdata)
>  	if (!adev->pnp.unique_id || strcmp(adev->pnp.unique_id, "1"))
>  		return;
>  
> -	if (!acpi_dev_present("INT33FD", NULL, BYT_CRC_HRV))
> -		pwm_add_table(byt_pwm_lookup, ARRAY_SIZE(byt_pwm_lookup));
> +	pwm_add_table(byt_pwm_lookup, ARRAY_SIZE(byt_pwm_lookup));
>  }
>  
>  #define LPSS_I2C_ENABLE			0x6c
> @@ -204,7 +199,7 @@ static void byt_i2c_setup(struct lpss_private_data *pdata)
>  /* BSW PWM used for backlight control by the i915 driver */
>  static struct pwm_lookup bsw_pwm_lookup[] = {
>  	PWM_LOOKUP_WITH_MODULE("80862288:00", 0, "0000:00:02.0",
> -			       "pwm_backlight", 0, PWM_POLARITY_NORMAL,
> +			       "pwm_soc_backlight", 0, PWM_POLARITY_NORMAL,
>  			       "pwm-lpss-platform"),
>  };
>  
> 




_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

WARNING: multiple messages have this Message-ID (diff)
From: "Rafael J. Wysocki" <rjw@rjwysocki.net>
To: Hans de Goede <hdegoede@redhat.com>
Cc: intel-gfx <intel-gfx@lists.freedesktop.org>,
	linux-kernel@vger.kernel.org, linux-acpi@vger.kernel.org,
	dri-devel@lists.freedesktop.org,
	Andy Shevchenko <andriy.shevchenko@linux.intel.com>,
	Lee Jones <lee.jones@linaro.org>, Len Brown <lenb@kernel.org>
Subject: Re: [Intel-gfx] [PATCH 1/3] ACPI / LPSS: Rename pwm_backlight pwm-lookup to pwm_soc_backlight
Date: Fri, 29 Nov 2019 12:59:40 +0100	[thread overview]
Message-ID: <3461808.dMKB6b565b@kreacher> (raw)
Message-ID: <20191129115940.3kj5dEU5xx2_o7MjSHcBzzIN8A-QOnCooLjN96DSnYc@z> (raw)
In-Reply-To: <20191119151818.67531-2-hdegoede@redhat.com>

On Tuesday, November 19, 2019 4:18:16 PM CET Hans de Goede wrote:
> At least Bay Trail (BYT) and Cherry Trail (CHT) devices can use 1 of 2
> different PWM controllers for controlling the LCD's backlight brightness.
> Either the one integrated into the PMIC or the one integrated into the
> SoC (the 1st LPSS PWM controller).
> 
> So far in the LPSS code on BYT we have skipped registering the LPSS PWM
> controller "pwm_backlight" lookup entry when a Crystal Cove PMIC is
> present, assuming that in this case the PMIC PWM controller will be used.
> 
> On CHT we have been relying on only 1 of the 2 PWM controllers being
> enabled in the DSDT at the same time; and always registered the lookup.
> 
> So far this has been working, but the correct way to determine which PWM
> controller needs to be used is by checking a bit in the VBT table and
> recently I've learned about 2 different BYT devices:
> Point of View MOBII TAB-P800W
> Acer Switch 10 SW5-012
> 
> Which use a Crystal Cove PMIC, yet the LCD is connected to the SoC/LPSS
> PWM controller (and the VBT correctly indicates this), so here our old
> heuristics fail.
> 
> Since only the i915 driver has access to the VBT, this commit renames
> the "pwm_backlight" lookup entries for the 1st BYT/CHT LPSS PWM controller
> to "pwm_soc_backlight" so that the i915 driver can do a pwm_get() for
> the right controller depending on the VBT bit, instead of the i915 driver
> relying on a "pwm_backlight" lookup getting registered which magically
> points to the right controller.
> 
> Signed-off-by: Hans de Goede <hdegoede@redhat.com>

Acked-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>

Or please let me know if you want me to take the whole series.

Thanks!

> ---
>  drivers/acpi/acpi_lpss.c | 11 +++--------
>  1 file changed, 3 insertions(+), 8 deletions(-)
> 
> diff --git a/drivers/acpi/acpi_lpss.c b/drivers/acpi/acpi_lpss.c
> index 751ed38f2a10..63e81d8e675b 100644
> --- a/drivers/acpi/acpi_lpss.c
> +++ b/drivers/acpi/acpi_lpss.c
> @@ -69,10 +69,6 @@ ACPI_MODULE_NAME("acpi_lpss");
>  #define LPSS_SAVE_CTX			BIT(4)
>  #define LPSS_NO_D3_DELAY		BIT(5)
>  
> -/* Crystal Cove PMIC shares same ACPI ID between different platforms */
> -#define BYT_CRC_HRV			2
> -#define CHT_CRC_HRV			3
> -
>  struct lpss_private_data;
>  
>  struct lpss_device_desc {
> @@ -158,7 +154,7 @@ static void lpss_deassert_reset(struct lpss_private_data *pdata)
>   */
>  static struct pwm_lookup byt_pwm_lookup[] = {
>  	PWM_LOOKUP_WITH_MODULE("80860F09:00", 0, "0000:00:02.0",
> -			       "pwm_backlight", 0, PWM_POLARITY_NORMAL,
> +			       "pwm_soc_backlight", 0, PWM_POLARITY_NORMAL,
>  			       "pwm-lpss-platform"),
>  };
>  
> @@ -170,8 +166,7 @@ static void byt_pwm_setup(struct lpss_private_data *pdata)
>  	if (!adev->pnp.unique_id || strcmp(adev->pnp.unique_id, "1"))
>  		return;
>  
> -	if (!acpi_dev_present("INT33FD", NULL, BYT_CRC_HRV))
> -		pwm_add_table(byt_pwm_lookup, ARRAY_SIZE(byt_pwm_lookup));
> +	pwm_add_table(byt_pwm_lookup, ARRAY_SIZE(byt_pwm_lookup));
>  }
>  
>  #define LPSS_I2C_ENABLE			0x6c
> @@ -204,7 +199,7 @@ static void byt_i2c_setup(struct lpss_private_data *pdata)
>  /* BSW PWM used for backlight control by the i915 driver */
>  static struct pwm_lookup bsw_pwm_lookup[] = {
>  	PWM_LOOKUP_WITH_MODULE("80862288:00", 0, "0000:00:02.0",
> -			       "pwm_backlight", 0, PWM_POLARITY_NORMAL,
> +			       "pwm_soc_backlight", 0, PWM_POLARITY_NORMAL,
>  			       "pwm-lpss-platform"),
>  };
>  
> 




_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2019-11-29 11:59 UTC|newest]

Thread overview: 87+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-11-19 15:18 [PATCH 0/3] drm/i915 / LPSS / mfd: Select correct PWM controller to use based on VBT Hans de Goede
2019-11-19 15:18 ` [Intel-gfx] " Hans de Goede
2019-11-19 15:18 ` Hans de Goede
2019-11-19 15:18 ` [PATCH 1/3] ACPI / LPSS: Rename pwm_backlight pwm-lookup to pwm_soc_backlight Hans de Goede
2019-11-19 15:18   ` [Intel-gfx] " Hans de Goede
2019-11-19 15:18   ` Hans de Goede
2019-11-29 11:59   ` Rafael J. Wysocki [this message]
2019-11-29 11:59     ` [Intel-gfx] " Rafael J. Wysocki
2019-11-29 11:59     ` Rafael J. Wysocki
2019-11-19 15:18 ` [PATCH 2/3] mfd: intel_soc_pmic: Rename pwm_backlight pwm-lookup to pwm_pmic_backlight Hans de Goede
2019-11-19 15:18   ` [Intel-gfx] " Hans de Goede
2019-11-19 15:18   ` Hans de Goede
2019-12-10  8:51   ` Lee Jones
2019-12-10  8:51     ` [Intel-gfx] " Lee Jones
2019-12-10  8:51     ` Lee Jones
2019-12-11 17:29     ` Hans de Goede
2019-12-11 17:29       ` [Intel-gfx] " Hans de Goede
2019-12-11 17:29       ` Hans de Goede
2019-12-12  8:45       ` Lee Jones
2019-12-12  8:45         ` [Intel-gfx] " Lee Jones
2019-12-12  8:45         ` Lee Jones
2019-12-12 14:34         ` Hans de Goede
2019-12-12 14:34           ` [Intel-gfx] " Hans de Goede
2019-12-12 14:34           ` Hans de Goede
2019-12-12 15:52           ` Lee Jones
2019-12-12 15:52             ` [Intel-gfx] " Lee Jones
2019-12-12 15:52             ` Lee Jones
2019-12-12 19:02             ` Hans de Goede
2019-12-12 19:02               ` [Intel-gfx] " Hans de Goede
2019-12-12 19:02               ` Hans de Goede
2019-12-13  8:27               ` Lee Jones
2019-12-13  8:27                 ` [Intel-gfx] " Lee Jones
2019-12-13  8:27                 ` Lee Jones
2019-12-13 12:40                 ` Hans de Goede
2019-12-13 12:40                   ` [Intel-gfx] " Hans de Goede
2019-12-13 12:40                   ` Hans de Goede
2019-12-16  9:30                   ` Lee Jones
2019-12-16  9:30                     ` [Intel-gfx] " Lee Jones
2019-12-16  9:30                     ` Lee Jones
2019-12-16 10:04                     ` Hans de Goede
2019-12-16 10:04                       ` [Intel-gfx] " Hans de Goede
2019-12-16 10:04                       ` Hans de Goede
2019-12-17  8:11                       ` Lee Jones
2019-12-17  8:11                         ` [Intel-gfx] " Lee Jones
2019-12-17  8:11                         ` Lee Jones
2019-12-17 13:25                         ` Jani Nikula
2019-12-17 13:25                           ` [Intel-gfx] " Jani Nikula
2019-12-17 13:25                           ` Jani Nikula
2019-12-17 13:51                           ` Lee Jones
2019-12-17 13:51                             ` [Intel-gfx] " Lee Jones
2019-12-17 13:51                             ` Lee Jones
2019-12-18  7:14                             ` Jani Nikula
2019-12-18  7:14                               ` [Intel-gfx] " Jani Nikula
2019-12-18  7:14                               ` Jani Nikula
2019-12-18  9:38                               ` Lee Jones
2019-12-18  9:38                                 ` [Intel-gfx] " Lee Jones
2019-12-18  9:38                                 ` Lee Jones
2019-11-19 15:18 ` [PATCH 3/3] drm/i915: DSI: select correct PWM controller to use based on the VBT Hans de Goede
2019-11-19 15:18   ` [Intel-gfx] " Hans de Goede
2019-11-19 15:18   ` Hans de Goede
2019-11-19 15:18   ` Hans de Goede
2019-11-19 15:47   ` Ville Syrjälä
2019-11-19 15:47     ` [Intel-gfx] " Ville Syrjälä
2019-11-19 15:47     ` Ville Syrjälä
2019-11-19 16:48     ` Hans de Goede
2019-11-19 16:48       ` [Intel-gfx] " Hans de Goede
2019-11-19 16:48       ` Hans de Goede
2019-11-19 15:43 ` [PATCH 0/3] drm/i915 / LPSS / mfd: Select correct PWM controller to use based on VBT Jani Nikula
2019-11-19 15:43   ` [Intel-gfx] " Jani Nikula
2019-11-19 15:43   ` Jani Nikula
2019-11-19 15:43   ` Jani Nikula
2019-11-19 16:32 ` Andy Shevchenko
2019-11-19 16:32   ` [Intel-gfx] " Andy Shevchenko
2019-11-19 16:32   ` Andy Shevchenko
2019-11-19 16:32   ` Andy Shevchenko
2019-11-19 19:10 ` ✗ Fi.CI.CHECKPATCH: warning for " Patchwork
2019-11-19 19:10   ` [Intel-gfx] " Patchwork
2019-11-19 19:33 ` ✗ Fi.CI.BAT: failure " Patchwork
2019-11-19 19:33   ` [Intel-gfx] " Patchwork
2019-11-19 21:11   ` Hans de Goede
2019-11-19 21:11     ` [Intel-gfx] " Hans de Goede
2019-11-20 13:00 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915 / LPSS / mfd: Select correct PWM controller to use based on VBT (rev2) Patchwork
2019-11-20 13:00   ` [Intel-gfx] " Patchwork
2019-11-20 13:48 ` ✓ Fi.CI.BAT: success " Patchwork
2019-11-20 13:48   ` [Intel-gfx] " Patchwork
2019-11-21  4:17 ` ✗ Fi.CI.IGT: failure " Patchwork
2019-11-21  4:17   ` [Intel-gfx] " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=3461808.dMKB6b565b@kreacher \
    --to=rjw@rjwysocki.net \
    --cc=andriy.shevchenko@linux.intel.com \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=hdegoede@redhat.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=jani.nikula@linux.intel.com \
    --cc=joonas.lahtinen@linux.intel.com \
    --cc=lee.jones@linaro.org \
    --cc=lenb@kernel.org \
    --cc=linux-acpi@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=maarten.lankhorst@linux.intel.com \
    --cc=rodrigo.vivi@intel.com \
    --cc=ville.syrjala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.