All of lore.kernel.org
 help / color / mirror / Atom feed
From: Alexander Stein <alexander.stein@ew.tq-group.com>
To: linux-arm-kernel@lists.infradead.org, Marek Vasut <marex@denx.de>
Cc: Marek Vasut <marex@denx.de>, Conor Dooley <conor+dt@kernel.org>,
	Fabio Estevam <festevam@gmail.com>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	NXP Linux Team <linux-imx@nxp.com>,
	Pengutronix Kernel Team <kernel@pengutronix.de>,
	Richard Cochran <richardcochran@gmail.com>,
	Rob Herring <robh+dt@kernel.org>,
	Sascha Hauer <s.hauer@pengutronix.de>,
	Shawn Guo <shawnguo@kernel.org>,
	devicetree@vger.kernel.org
Subject: Re: [PATCH v2 1/2] arm64: dts: imx8mp: Sort AIPS4 nodes
Date: Tue, 16 May 2023 10:40:00 +0200	[thread overview]
Message-ID: <3578806.iIbC2pHGDl@steina-w> (raw)
In-Reply-To: <20230516081354.38868-1-marex@denx.de>

Am Dienstag, 16. Mai 2023, 10:13:53 CEST schrieb Marek Vasut:
> Sort AIPS4 nodes by node unit-address . No functional change .
> 
> Suggested-by: Alexander Stein <alexander.stein@ew.tq-group.com>
> Signed-off-by: Marek Vasut <marex@denx.de>

Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Also verified by using dtx_diff.

Thanks,
Alexander

> ---
> Cc: Conor Dooley <conor+dt@kernel.org>
> Cc: Fabio Estevam <festevam@gmail.com>
> Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
> Cc: NXP Linux Team <linux-imx@nxp.com>
> Cc: Pengutronix Kernel Team <kernel@pengutronix.de>
> Cc: Richard Cochran <richardcochran@gmail.com>
> Cc: Rob Herring <robh+dt@kernel.org>
> Cc: Sascha Hauer <s.hauer@pengutronix.de>
> Cc: Shawn Guo <shawnguo@kernel.org>
> Cc: devicetree@vger.kernel.org
> Cc: linux-arm-kernel@lists.infradead.org
> ---
> V2: New patch
> ---
>  arch/arm64/boot/dts/freescale/imx8mp.dtsi | 204 +++++++++++-----------
>  1 file changed, 102 insertions(+), 102 deletions(-)
> 
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index
> aabcf447e8931..a3ffd53a95357 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> @@ -1332,6 +1332,108 @@ aips4: bus@32c00000 {
>  			#size-cells = <1>;
>  			ranges;
> 
> +			isi_0: isi@32e00000 {
> +				compatible = "fsl,imx8mp-isi";
> +				reg = <0x32e00000 0x4000>;
> +				interrupts = <GIC_SPI 16 
IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 42 
IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>;
> +				clock-names = "axi", "apb";
> +				fsl,blk-ctrl = <&media_blk_ctrl>;
> +				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_ISI>;
> +				status = "disabled";
> +
> +				ports {
> +					#address-cells = <1>;
> +					#size-cells = <0>;
> +
> +					port@0 {
> +						reg = <0>;
> +
> +						isi_in_0: endpoint 
{
> +							remote-
endpoint = <&mipi_csi_0_out>;
> +						};
> +					};
> +
> +					port@1 {
> +						reg = <1>;
> +
> +						isi_in_1: endpoint 
{
> +							remote-
endpoint = <&mipi_csi_1_out>;
> +						};
> +					};
> +				};
> +			};
> +
> +			mipi_csi_0: csi@32e40000 {
> +				compatible = "fsl,imx8mp-mipi-csi2", 
"fsl,imx8mm-mipi-csi2";
> +				reg = <0x32e40000 0x10000>;
> +				interrupts = <GIC_SPI 17 
IRQ_TYPE_LEVEL_HIGH>;
> +				clock-frequency = <500000000>;
> +				clocks = <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_CAM1_PIX_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>;
> +				clock-names = "pclk", "wrap", "phy", 
"axi";
> +				assigned-clocks = <&clk 
IMX8MP_CLK_MEDIA_CAM1_PIX>;
> +				assigned-clock-parents = <&clk 
IMX8MP_SYS_PLL2_1000M>;
> +				assigned-clock-rates = <500000000>;
> +				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_MIPI_CSI2_1>;
> +				status = "disabled";
> +
> +				ports {
> +					#address-cells = <1>;
> +					#size-cells = <0>;
> +
> +					port@0 {
> +						reg = <0>;
> +					};
> +
> +					port@1 {
> +						reg = <1>;
> +
> +						mipi_csi_0_out: 
endpoint {
> +							remote-
endpoint = <&isi_in_0>;
> +						};
> +					};
> +				};
> +			};
> +
> +			mipi_csi_1: csi@32e50000 {
> +				compatible = "fsl,imx8mp-mipi-csi2", 
"fsl,imx8mm-mipi-csi2";
> +				reg = <0x32e50000 0x10000>;
> +				interrupts = <GIC_SPI 80 
IRQ_TYPE_LEVEL_HIGH>;
> +				clock-frequency = <266000000>;
> +				clocks = <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_CAM2_PIX_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>;
> +				clock-names = "pclk", "wrap", "phy", 
"axi";
> +				assigned-clocks = <&clk 
IMX8MP_CLK_MEDIA_CAM2_PIX>;
> +				assigned-clock-parents = <&clk 
IMX8MP_SYS_PLL2_1000M>;
> +				assigned-clock-rates = <266000000>;
> +				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_MIPI_CSI2_2>;
> +				status = "disabled";
> +
> +				ports {
> +					#address-cells = <1>;
> +					#size-cells = <0>;
> +
> +					port@0 {
> +						reg = <0>;
> +					};
> +
> +					port@1 {
> +						reg = <1>;
> +
> +						mipi_csi_1_out: 
endpoint {
> +							remote-
endpoint = <&isi_in_1>;
> +						};
> +					};
> +				};
> +			};
> +
>  			mipi_dsi: dsi@32e60000 {
>  				compatible = "fsl,imx8mp-mipi-dsim";
>  				reg = <0x32e60000 0x400>;
> @@ -1493,108 +1595,6 @@ ldb_lvds_ch1: endpoint {
>  				};
>  			};
> 
> -			isi_0: isi@32e00000 {
> -				compatible = "fsl,imx8mp-isi";
> -				reg = <0x32e00000 0x4000>;
> -				interrupts = <GIC_SPI 16 
IRQ_TYPE_LEVEL_HIGH>,
> -					     <GIC_SPI 42 
IRQ_TYPE_LEVEL_HIGH>;
> -				clocks = <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>;
> -				clock-names = "axi", "apb";
> -				fsl,blk-ctrl = <&media_blk_ctrl>;
> -				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_ISI>;
> -				status = "disabled";
> -
> -				ports {
> -					#address-cells = <1>;
> -					#size-cells = <0>;
> -
> -					port@0 {
> -						reg = <0>;
> -
> -						isi_in_0: endpoint 
{
> -							remote-
endpoint = <&mipi_csi_0_out>;
> -						};
> -					};
> -
> -					port@1 {
> -						reg = <1>;
> -
> -						isi_in_1: endpoint 
{
> -							remote-
endpoint = <&mipi_csi_1_out>;
> -						};
> -					};
> -				};
> -			};
> -
> -			mipi_csi_0: csi@32e40000 {
> -				compatible = "fsl,imx8mp-mipi-csi2", 
"fsl,imx8mm-mipi-csi2";
> -				reg = <0x32e40000 0x10000>;
> -				interrupts = <GIC_SPI 17 
IRQ_TYPE_LEVEL_HIGH>;
> -				clock-frequency = <500000000>;
> -				clocks = <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_CAM1_PIX_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>;
> -				clock-names = "pclk", "wrap", "phy", 
"axi";
> -				assigned-clocks = <&clk 
IMX8MP_CLK_MEDIA_CAM1_PIX>;
> -				assigned-clock-parents = <&clk 
IMX8MP_SYS_PLL2_1000M>;
> -				assigned-clock-rates = <500000000>;
> -				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_MIPI_CSI2_1>;
> -				status = "disabled";
> -
> -				ports {
> -					#address-cells = <1>;
> -					#size-cells = <0>;
> -
> -					port@0 {
> -						reg = <0>;
> -					};
> -
> -					port@1 {
> -						reg = <1>;
> -
> -						mipi_csi_0_out: 
endpoint {
> -							remote-
endpoint = <&isi_in_0>;
> -						};
> -					};
> -				};
> -			};
> -
> -			mipi_csi_1: csi@32e50000 {
> -				compatible = "fsl,imx8mp-mipi-csi2", 
"fsl,imx8mm-mipi-csi2";
> -				reg = <0x32e50000 0x10000>;
> -				interrupts = <GIC_SPI 80 
IRQ_TYPE_LEVEL_HIGH>;
> -				clock-frequency = <266000000>;
> -				clocks = <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_CAM2_PIX_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>;
> -				clock-names = "pclk", "wrap", "phy", 
"axi";
> -				assigned-clocks = <&clk 
IMX8MP_CLK_MEDIA_CAM2_PIX>;
> -				assigned-clock-parents = <&clk 
IMX8MP_SYS_PLL2_1000M>;
> -				assigned-clock-rates = <266000000>;
> -				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_MIPI_CSI2_2>;
> -				status = "disabled";
> -
> -				ports {
> -					#address-cells = <1>;
> -					#size-cells = <0>;
> -
> -					port@0 {
> -						reg = <0>;
> -					};
> -
> -					port@1 {
> -						reg = <1>;
> -
> -						mipi_csi_1_out: 
endpoint {
> -							remote-
endpoint = <&isi_in_1>;
> -						};
> -					};
> -				};
> -			};
> -
>  			pcie_phy: pcie-phy@32f00000 {
>  				compatible = "fsl,imx8mp-pcie-phy";
>  				reg = <0x32f00000 0x10000>;


-- 
TQ-Systems GmbH | Mühlstraße 2, Gut Delling | 82229 Seefeld, Germany
Amtsgericht München, HRB 105018
Geschäftsführer: Detlef Schneider, Rüdiger Stahl, Stefan Schneider
http://www.tq-group.com/



_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Alexander Stein <alexander.stein@ew.tq-group.com>
To: linux-arm-kernel@lists.infradead.org, Marek Vasut <marex@denx.de>
Cc: Marek Vasut <marex@denx.de>, Conor Dooley <conor+dt@kernel.org>,
	Fabio Estevam <festevam@gmail.com>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	NXP Linux Team <linux-imx@nxp.com>,
	Pengutronix Kernel Team <kernel@pengutronix.de>,
	Richard Cochran <richardcochran@gmail.com>,
	Rob Herring <robh+dt@kernel.org>,
	Sascha Hauer <s.hauer@pengutronix.de>,
	Shawn Guo <shawnguo@kernel.org>,
	devicetree@vger.kernel.org
Subject: Re: [PATCH v2 1/2] arm64: dts: imx8mp: Sort AIPS4 nodes
Date: Tue, 16 May 2023 10:40:00 +0200	[thread overview]
Message-ID: <3578806.iIbC2pHGDl@steina-w> (raw)
In-Reply-To: <20230516081354.38868-1-marex@denx.de>

Am Dienstag, 16. Mai 2023, 10:13:53 CEST schrieb Marek Vasut:
> Sort AIPS4 nodes by node unit-address . No functional change .
> 
> Suggested-by: Alexander Stein <alexander.stein@ew.tq-group.com>
> Signed-off-by: Marek Vasut <marex@denx.de>

Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Also verified by using dtx_diff.

Thanks,
Alexander

> ---
> Cc: Conor Dooley <conor+dt@kernel.org>
> Cc: Fabio Estevam <festevam@gmail.com>
> Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
> Cc: NXP Linux Team <linux-imx@nxp.com>
> Cc: Pengutronix Kernel Team <kernel@pengutronix.de>
> Cc: Richard Cochran <richardcochran@gmail.com>
> Cc: Rob Herring <robh+dt@kernel.org>
> Cc: Sascha Hauer <s.hauer@pengutronix.de>
> Cc: Shawn Guo <shawnguo@kernel.org>
> Cc: devicetree@vger.kernel.org
> Cc: linux-arm-kernel@lists.infradead.org
> ---
> V2: New patch
> ---
>  arch/arm64/boot/dts/freescale/imx8mp.dtsi | 204 +++++++++++-----------
>  1 file changed, 102 insertions(+), 102 deletions(-)
> 
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index
> aabcf447e8931..a3ffd53a95357 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> @@ -1332,6 +1332,108 @@ aips4: bus@32c00000 {
>  			#size-cells = <1>;
>  			ranges;
> 
> +			isi_0: isi@32e00000 {
> +				compatible = "fsl,imx8mp-isi";
> +				reg = <0x32e00000 0x4000>;
> +				interrupts = <GIC_SPI 16 
IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 42 
IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>;
> +				clock-names = "axi", "apb";
> +				fsl,blk-ctrl = <&media_blk_ctrl>;
> +				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_ISI>;
> +				status = "disabled";
> +
> +				ports {
> +					#address-cells = <1>;
> +					#size-cells = <0>;
> +
> +					port@0 {
> +						reg = <0>;
> +
> +						isi_in_0: endpoint 
{
> +							remote-
endpoint = <&mipi_csi_0_out>;
> +						};
> +					};
> +
> +					port@1 {
> +						reg = <1>;
> +
> +						isi_in_1: endpoint 
{
> +							remote-
endpoint = <&mipi_csi_1_out>;
> +						};
> +					};
> +				};
> +			};
> +
> +			mipi_csi_0: csi@32e40000 {
> +				compatible = "fsl,imx8mp-mipi-csi2", 
"fsl,imx8mm-mipi-csi2";
> +				reg = <0x32e40000 0x10000>;
> +				interrupts = <GIC_SPI 17 
IRQ_TYPE_LEVEL_HIGH>;
> +				clock-frequency = <500000000>;
> +				clocks = <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_CAM1_PIX_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>;
> +				clock-names = "pclk", "wrap", "phy", 
"axi";
> +				assigned-clocks = <&clk 
IMX8MP_CLK_MEDIA_CAM1_PIX>;
> +				assigned-clock-parents = <&clk 
IMX8MP_SYS_PLL2_1000M>;
> +				assigned-clock-rates = <500000000>;
> +				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_MIPI_CSI2_1>;
> +				status = "disabled";
> +
> +				ports {
> +					#address-cells = <1>;
> +					#size-cells = <0>;
> +
> +					port@0 {
> +						reg = <0>;
> +					};
> +
> +					port@1 {
> +						reg = <1>;
> +
> +						mipi_csi_0_out: 
endpoint {
> +							remote-
endpoint = <&isi_in_0>;
> +						};
> +					};
> +				};
> +			};
> +
> +			mipi_csi_1: csi@32e50000 {
> +				compatible = "fsl,imx8mp-mipi-csi2", 
"fsl,imx8mm-mipi-csi2";
> +				reg = <0x32e50000 0x10000>;
> +				interrupts = <GIC_SPI 80 
IRQ_TYPE_LEVEL_HIGH>;
> +				clock-frequency = <266000000>;
> +				clocks = <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_CAM2_PIX_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT>,
> +					 <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>;
> +				clock-names = "pclk", "wrap", "phy", 
"axi";
> +				assigned-clocks = <&clk 
IMX8MP_CLK_MEDIA_CAM2_PIX>;
> +				assigned-clock-parents = <&clk 
IMX8MP_SYS_PLL2_1000M>;
> +				assigned-clock-rates = <266000000>;
> +				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_MIPI_CSI2_2>;
> +				status = "disabled";
> +
> +				ports {
> +					#address-cells = <1>;
> +					#size-cells = <0>;
> +
> +					port@0 {
> +						reg = <0>;
> +					};
> +
> +					port@1 {
> +						reg = <1>;
> +
> +						mipi_csi_1_out: 
endpoint {
> +							remote-
endpoint = <&isi_in_1>;
> +						};
> +					};
> +				};
> +			};
> +
>  			mipi_dsi: dsi@32e60000 {
>  				compatible = "fsl,imx8mp-mipi-dsim";
>  				reg = <0x32e60000 0x400>;
> @@ -1493,108 +1595,6 @@ ldb_lvds_ch1: endpoint {
>  				};
>  			};
> 
> -			isi_0: isi@32e00000 {
> -				compatible = "fsl,imx8mp-isi";
> -				reg = <0x32e00000 0x4000>;
> -				interrupts = <GIC_SPI 16 
IRQ_TYPE_LEVEL_HIGH>,
> -					     <GIC_SPI 42 
IRQ_TYPE_LEVEL_HIGH>;
> -				clocks = <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>;
> -				clock-names = "axi", "apb";
> -				fsl,blk-ctrl = <&media_blk_ctrl>;
> -				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_ISI>;
> -				status = "disabled";
> -
> -				ports {
> -					#address-cells = <1>;
> -					#size-cells = <0>;
> -
> -					port@0 {
> -						reg = <0>;
> -
> -						isi_in_0: endpoint 
{
> -							remote-
endpoint = <&mipi_csi_0_out>;
> -						};
> -					};
> -
> -					port@1 {
> -						reg = <1>;
> -
> -						isi_in_1: endpoint 
{
> -							remote-
endpoint = <&mipi_csi_1_out>;
> -						};
> -					};
> -				};
> -			};
> -
> -			mipi_csi_0: csi@32e40000 {
> -				compatible = "fsl,imx8mp-mipi-csi2", 
"fsl,imx8mm-mipi-csi2";
> -				reg = <0x32e40000 0x10000>;
> -				interrupts = <GIC_SPI 17 
IRQ_TYPE_LEVEL_HIGH>;
> -				clock-frequency = <500000000>;
> -				clocks = <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_CAM1_PIX_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>;
> -				clock-names = "pclk", "wrap", "phy", 
"axi";
> -				assigned-clocks = <&clk 
IMX8MP_CLK_MEDIA_CAM1_PIX>;
> -				assigned-clock-parents = <&clk 
IMX8MP_SYS_PLL2_1000M>;
> -				assigned-clock-rates = <500000000>;
> -				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_MIPI_CSI2_1>;
> -				status = "disabled";
> -
> -				ports {
> -					#address-cells = <1>;
> -					#size-cells = <0>;
> -
> -					port@0 {
> -						reg = <0>;
> -					};
> -
> -					port@1 {
> -						reg = <1>;
> -
> -						mipi_csi_0_out: 
endpoint {
> -							remote-
endpoint = <&isi_in_0>;
> -						};
> -					};
> -				};
> -			};
> -
> -			mipi_csi_1: csi@32e50000 {
> -				compatible = "fsl,imx8mp-mipi-csi2", 
"fsl,imx8mm-mipi-csi2";
> -				reg = <0x32e50000 0x10000>;
> -				interrupts = <GIC_SPI 80 
IRQ_TYPE_LEVEL_HIGH>;
> -				clock-frequency = <266000000>;
> -				clocks = <&clk 
IMX8MP_CLK_MEDIA_APB_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_CAM2_PIX_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT>,
> -					 <&clk 
IMX8MP_CLK_MEDIA_AXI_ROOT>;
> -				clock-names = "pclk", "wrap", "phy", 
"axi";
> -				assigned-clocks = <&clk 
IMX8MP_CLK_MEDIA_CAM2_PIX>;
> -				assigned-clock-parents = <&clk 
IMX8MP_SYS_PLL2_1000M>;
> -				assigned-clock-rates = <266000000>;
> -				power-domains = <&media_blk_ctrl 
IMX8MP_MEDIABLK_PD_MIPI_CSI2_2>;
> -				status = "disabled";
> -
> -				ports {
> -					#address-cells = <1>;
> -					#size-cells = <0>;
> -
> -					port@0 {
> -						reg = <0>;
> -					};
> -
> -					port@1 {
> -						reg = <1>;
> -
> -						mipi_csi_1_out: 
endpoint {
> -							remote-
endpoint = <&isi_in_1>;
> -						};
> -					};
> -				};
> -			};
> -
>  			pcie_phy: pcie-phy@32f00000 {
>  				compatible = "fsl,imx8mp-pcie-phy";
>  				reg = <0x32f00000 0x10000>;


-- 
TQ-Systems GmbH | Mühlstraße 2, Gut Delling | 82229 Seefeld, Germany
Amtsgericht München, HRB 105018
Geschäftsführer: Detlef Schneider, Rüdiger Stahl, Stefan Schneider
http://www.tq-group.com/



  parent reply	other threads:[~2023-05-16  8:40 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-05-16  8:13 [PATCH v2 1/2] arm64: dts: imx8mp: Sort AIPS4 nodes Marek Vasut
2023-05-16  8:13 ` Marek Vasut
2023-05-16  8:13 ` [PATCH v2 2/2] arm64: dts: imx8mp: Add DeWarp Engine DT node Marek Vasut
2023-05-16  8:13   ` Marek Vasut
2023-05-16  8:42   ` Alexander Stein
2023-05-16  8:42     ` Alexander Stein
2023-05-16  8:40 ` Alexander Stein [this message]
2023-05-16  8:40   ` [PATCH v2 1/2] arm64: dts: imx8mp: Sort AIPS4 nodes Alexander Stein
2023-05-27  8:47 ` Shawn Guo
2023-05-27  8:47   ` Shawn Guo

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=3578806.iIbC2pHGDl@steina-w \
    --to=alexander.stein@ew.tq-group.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=festevam@gmail.com \
    --cc=kernel@pengutronix.de \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-imx@nxp.com \
    --cc=marex@denx.de \
    --cc=richardcochran@gmail.com \
    --cc=robh+dt@kernel.org \
    --cc=s.hauer@pengutronix.de \
    --cc=shawnguo@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.