From: "Heiko Stübner" <heiko@sntech.de>
To: u-boot@lists.denx.de
Cc: Tom Rini <trini@konsulko.com>, Lukasz Majewski <lukma@denx.de>,
David Lechner <dlechner@baylibre.com>,
Julien Stephan <jstephan@baylibre.com>,
Heinrich Schuchardt <xypron.glpk@gmx.de>,
Peng Fan <peng.fan@nxp.com>,
Quentin Schulz <quentin.schulz@cherry.de>,
Philip Molloy <philip.molloy@analog.com>,
Sean Anderson <sean.anderson@linux.dev>,
Richard Genoud <richard.genoud@bootlin.com>,
Simon Glass <sjg@chromium.org>,
Peter Korsgaard <peter@korsgaard.com>,
Philipp Tomsich <philipp.tomsich@vrull.eu>,
Kever Yang <kever.yang@rock-chips.com>,
Daniele Briguglio <hello@superkali.me>,
Jonas Karlman <jonas@kwiboo.se>,
Daniele Briguglio <hello@superkali.me>
Subject: Re: [PATCH v3 1/4] clk: add gated-fixed-clock driver
Date: Tue, 09 Jun 2026 20:49:44 +0200 [thread overview]
Message-ID: <3698807.iIbC2pHGDl@diego> (raw)
In-Reply-To: <20260520-rock-5-itx-pcie-refclk-dtsi-v3-1-58f2cea72030@superkali.me>
Am Mittwoch, 20. Mai 2026, 08:05:27 Mitteleuropäische Sommerzeit schrieb Daniele Briguglio:
> Add a UCLASS_CLK driver matching the Linux DT binding documented at
> Documentation/devicetree/bindings/clock/gated-fixed-clock.yaml, a
> fixed-rate oscillator whose output is enabled by toggling a
> regulator supply. The optional enable-gpios variant is not
> implemented.
>
> The first user in U-Boot will be rk3588-rock-5-itx, where the PCIe3
> ports reference a PI6C 100MHz oscillator declared with this
> compatible and pcie_dw_rockchip currently fails clk_get_by_index()
> with -ENODEV on every boot since v2026.04.
>
> Suggested-by: Jonas Karlman <jonas@kwiboo.se>
> Signed-off-by: Daniele Briguglio <hello@superkali.me>
Reviewed-by: Heiko Stuebner <heiko@sntech.de>
Tested-by: Heiko Stuebner <heiko@sntech.de> # rock-5-itx
next prev parent reply other threads:[~2026-06-09 18:50 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-20 6:05 [PATCH v3 0/4] rockchip: PCIe gated reference clock support Daniele Briguglio
2026-05-20 6:05 ` [PATCH v3 1/4] clk: add gated-fixed-clock driver Daniele Briguglio
2026-06-09 18:49 ` Heiko Stübner [this message]
2026-05-20 6:05 ` [PATCH v3 2/4] pci: pcie_dw_rockchip: enable clocks before PHY init Daniele Briguglio
2026-06-09 18:50 ` Heiko Stübner
2026-05-20 6:05 ` [PATCH v3 3/4] pci: pcie_dw_rockchip: drop clk_release_bulk calls Daniele Briguglio
2026-06-09 19:04 ` Heiko Stübner
2026-06-09 20:06 ` Daniele Briguglio
2026-05-20 6:05 ` [PATCH v3 4/4] pci: pcie_dw_rockchip: imply CLK_GATED_FIXED and switch PHY to imply Daniele Briguglio
2026-06-09 19:04 ` Heiko Stübner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3698807.iIbC2pHGDl@diego \
--to=heiko@sntech.de \
--cc=dlechner@baylibre.com \
--cc=hello@superkali.me \
--cc=jonas@kwiboo.se \
--cc=jstephan@baylibre.com \
--cc=kever.yang@rock-chips.com \
--cc=lukma@denx.de \
--cc=peng.fan@nxp.com \
--cc=peter@korsgaard.com \
--cc=philip.molloy@analog.com \
--cc=philipp.tomsich@vrull.eu \
--cc=quentin.schulz@cherry.de \
--cc=richard.genoud@bootlin.com \
--cc=sean.anderson@linux.dev \
--cc=sjg@chromium.org \
--cc=trini@konsulko.com \
--cc=u-boot@lists.denx.de \
--cc=xypron.glpk@gmx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.