* 8260 + L2 Cache
@ 2002-02-01 1:11 Kevin Fry
2002-02-01 8:57 ` 8260ADS Startup Bruno Coudoin
0 siblings, 1 reply; 2+ messages in thread
From: Kevin Fry @ 2002-02-01 1:11 UTC (permalink / raw)
To: linuxppc emb3dd3d list
Hello all, a few questions if I may..
We have a custom board with an MPC8260 and 1MB of L2
cache. The cache is controlled (flushed, invalidated, inhibited,
and locked) by 4 signals which are tied to GPIOs on the 8260.
We are booting with PPCBoot 1.1.2 and are using version 2.4.17
of the Linux kernel.
At boot time the L2 inhibit signal is asserted and remains so
until we toggle a bit in the Port D register. Doing so manually
results in Linux crashing (no big surprise). So the question is:
where in Linux should we be enabling the cache? At the same
time the L1 cache is enabled? Or should it be done before
Linux boots? I would think it should be done in Linux since that
is where the data cache is turned on, but I could be wrong.
Any help is greatly appreciated.
Thanks!
Kevin Fry
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2002-02-01 8:57 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2002-02-01 1:11 8260 + L2 Cache Kevin Fry
2002-02-01 8:57 ` 8260ADS Startup Bruno Coudoin
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.