From: Neil Armstrong <neil.armstrong@linaro.org>
To: kelvin.zhang@amlogic.com, Philipp Zabel <p.zabel@pengutronix.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Kevin Hilman <khilman@baylibre.com>,
Jerome Brunet <jbrunet@baylibre.com>,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org,
Zelong Dong <zelong.dong@amlogic.com>
Subject: Re: [PATCH v5 3/3] arm64: dts: amlogic: Add A5 Reset Controller
Date: Mon, 24 Mar 2025 08:06:47 +0100 [thread overview]
Message-ID: <3ca650ec-d0f2-453b-9770-5e5bbe7a75f0@linaro.org> (raw)
In-Reply-To: <20250320-a4-a5-reset-v5-3-296f83bf733d@amlogic.com>
On 20/03/2025 10:42, Kelvin Zhang via B4 Relay wrote:
> From: Zelong Dong <zelong.dong@amlogic.com>
>
> Add the device node and related header file for Amlogic
> A5 reset controller.
>
> Signed-off-by: Zelong Dong <zelong.dong@amlogic.com>
> Link: https://lore.kernel.org/r/20240918074211.8067-4-zelong.dong@amlogic.com
> Signed-off-by: Kelvin Zhang <kelvin.zhang@amlogic.com>
> ---
> arch/arm64/boot/dts/amlogic/amlogic-a5-reset.h | 95 ++++++++++++++++++++++++++
> arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi | 8 +++
> 2 files changed, 103 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/amlogic/amlogic-a5-reset.h b/arch/arm64/boot/dts/amlogic/amlogic-a5-reset.h
> new file mode 100644
> index 0000000000000000000000000000000000000000..cdf0f515962097c606e4c53badb19df7d21606ec
> --- /dev/null
> +++ b/arch/arm64/boot/dts/amlogic/amlogic-a5-reset.h
> @@ -0,0 +1,95 @@
> +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
> +/*
> + * Copyright (c) 2024 Amlogic, Inc. All rights reserved.
> + */
> +
> +#ifndef __DTS_AMLOGIC_A5_RESET_H
> +#define __DTS_AMLOGIC_A5_RESET_H
> +
> +/* RESET0 */
> +/* 0-3 */
> +#define RESET_USB 4
> +/* 5-7 */
> +#define RESET_USBPHY20 8
> +/* 9 */
> +#define RESET_USB2DRD 10
> +/* 11-31 */
> +
> +/* RESET1 */
> +#define RESET_AUDIO 32
> +#define RESET_AUDIO_VAD 33
> +/* 34 */
> +#define RESET_DDR_APB 35
> +#define RESET_DDR 36
> +/* 37-40 */
> +#define RESET_DSPA_DEBUG 41
> +/* 42 */
> +#define RESET_DSPA 43
> +/* 44-46 */
> +#define RESET_NNA 47
> +#define RESET_ETHERNET 48
> +/* 49-63 */
> +
> +/* RESET2 */
> +#define RESET_ABUS_ARB 64
> +#define RESET_IRCTRL 65
> +/* 66 */
> +#define RESET_TS_PLL 67
> +/* 68-72 */
> +#define RESET_SPICC_0 73
> +#define RESET_SPICC_1 74
> +#define RESET_RSA 75
> +
> +/* 76-79 */
> +#define RESET_MSR_CLK 80
> +#define RESET_SPIFC 81
> +#define RESET_SAR_ADC 82
> +/* 83-90 */
> +#define RESET_WATCHDOG 91
> +/* 92-95 */
> +
> +/* RESET3 */
> +/* 96-127 */
> +
> +/* RESET4 */
> +#define RESET_RTC 128
> +/* 129-131 */
> +#define RESET_PWM_AB 132
> +#define RESET_PWM_CD 133
> +#define RESET_PWM_EF 134
> +#define RESET_PWM_GH 135
> +/* 104-105 */
> +#define RESET_UART_A 138
> +#define RESET_UART_B 139
> +#define RESET_UART_C 140
> +#define RESET_UART_D 141
> +#define RESET_UART_E 142
> +/* 143*/
> +#define RESET_I2C_S_A 144
> +#define RESET_I2C_M_A 145
> +#define RESET_I2C_M_B 146
> +#define RESET_I2C_M_C 147
> +#define RESET_I2C_M_D 148
> +/* 149-151 */
> +#define RESET_SDEMMC_A 152
> +/* 153 */
> +#define RESET_SDEMMC_C 154
> +/* 155-159*/
> +
> +/* RESET5 */
> +/* 160-175 */
> +#define RESET_BRG_AO_NIC_SYS 176
> +#define RESET_BRG_AO_NIC_DSPA 177
> +#define RESET_BRG_AO_NIC_MAIN 178
> +#define RESET_BRG_AO_NIC_AUDIO 179
> +/* 180-183 */
> +#define RESET_BRG_AO_NIC_ALL 184
> +#define RESET_BRG_NIC_NNA 185
> +#define RESET_BRG_NIC_SDIO 186
> +#define RESET_BRG_NIC_EMMC 187
> +#define RESET_BRG_NIC_DSU 188
> +#define RESET_BRG_NIC_SYSCLK 189
> +#define RESET_BRG_NIC_MAIN 190
> +#define RESET_BRG_NIC_ALL 191
> +
> +#endif
> diff --git a/arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi
> index 32ed1776891bc7d1befd01a76c76048631606f5a..b1da8cbaa25a1844312a23bc39eb876df3c60df5 100644
> --- a/arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi
> +++ b/arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi
> @@ -4,6 +4,7 @@
> */
>
> #include "amlogic-a4-common.dtsi"
> +#include "amlogic-a5-reset.h"
> #include <dt-bindings/power/amlogic,a5-pwrc.h>
> / {
> cpus {
> @@ -50,6 +51,13 @@ pwrc: power-controller {
> };
>
> &apb {
> + reset: reset-controller@2000 {
> + compatible = "amlogic,a5-reset",
> + "amlogic,meson-s4-reset";
> + reg = <0x0 0x2000 0x0 0x98>;
> + #reset-cells = <1>;
> + };
> +
> gpio_intc: interrupt-controller@4080 {
> compatible = "amlogic,a5-gpio-intc",
> "amlogic,meson-gpio-intc";
>
Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org>
_______________________________________________
linux-amlogic mailing list
linux-amlogic@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-amlogic
WARNING: multiple messages have this Message-ID (diff)
From: Neil Armstrong <neil.armstrong@linaro.org>
To: kelvin.zhang@amlogic.com, Philipp Zabel <p.zabel@pengutronix.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Kevin Hilman <khilman@baylibre.com>,
Jerome Brunet <jbrunet@baylibre.com>,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org,
Zelong Dong <zelong.dong@amlogic.com>
Subject: Re: [PATCH v5 3/3] arm64: dts: amlogic: Add A5 Reset Controller
Date: Mon, 24 Mar 2025 08:06:47 +0100 [thread overview]
Message-ID: <3ca650ec-d0f2-453b-9770-5e5bbe7a75f0@linaro.org> (raw)
In-Reply-To: <20250320-a4-a5-reset-v5-3-296f83bf733d@amlogic.com>
On 20/03/2025 10:42, Kelvin Zhang via B4 Relay wrote:
> From: Zelong Dong <zelong.dong@amlogic.com>
>
> Add the device node and related header file for Amlogic
> A5 reset controller.
>
> Signed-off-by: Zelong Dong <zelong.dong@amlogic.com>
> Link: https://lore.kernel.org/r/20240918074211.8067-4-zelong.dong@amlogic.com
> Signed-off-by: Kelvin Zhang <kelvin.zhang@amlogic.com>
> ---
> arch/arm64/boot/dts/amlogic/amlogic-a5-reset.h | 95 ++++++++++++++++++++++++++
> arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi | 8 +++
> 2 files changed, 103 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/amlogic/amlogic-a5-reset.h b/arch/arm64/boot/dts/amlogic/amlogic-a5-reset.h
> new file mode 100644
> index 0000000000000000000000000000000000000000..cdf0f515962097c606e4c53badb19df7d21606ec
> --- /dev/null
> +++ b/arch/arm64/boot/dts/amlogic/amlogic-a5-reset.h
> @@ -0,0 +1,95 @@
> +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
> +/*
> + * Copyright (c) 2024 Amlogic, Inc. All rights reserved.
> + */
> +
> +#ifndef __DTS_AMLOGIC_A5_RESET_H
> +#define __DTS_AMLOGIC_A5_RESET_H
> +
> +/* RESET0 */
> +/* 0-3 */
> +#define RESET_USB 4
> +/* 5-7 */
> +#define RESET_USBPHY20 8
> +/* 9 */
> +#define RESET_USB2DRD 10
> +/* 11-31 */
> +
> +/* RESET1 */
> +#define RESET_AUDIO 32
> +#define RESET_AUDIO_VAD 33
> +/* 34 */
> +#define RESET_DDR_APB 35
> +#define RESET_DDR 36
> +/* 37-40 */
> +#define RESET_DSPA_DEBUG 41
> +/* 42 */
> +#define RESET_DSPA 43
> +/* 44-46 */
> +#define RESET_NNA 47
> +#define RESET_ETHERNET 48
> +/* 49-63 */
> +
> +/* RESET2 */
> +#define RESET_ABUS_ARB 64
> +#define RESET_IRCTRL 65
> +/* 66 */
> +#define RESET_TS_PLL 67
> +/* 68-72 */
> +#define RESET_SPICC_0 73
> +#define RESET_SPICC_1 74
> +#define RESET_RSA 75
> +
> +/* 76-79 */
> +#define RESET_MSR_CLK 80
> +#define RESET_SPIFC 81
> +#define RESET_SAR_ADC 82
> +/* 83-90 */
> +#define RESET_WATCHDOG 91
> +/* 92-95 */
> +
> +/* RESET3 */
> +/* 96-127 */
> +
> +/* RESET4 */
> +#define RESET_RTC 128
> +/* 129-131 */
> +#define RESET_PWM_AB 132
> +#define RESET_PWM_CD 133
> +#define RESET_PWM_EF 134
> +#define RESET_PWM_GH 135
> +/* 104-105 */
> +#define RESET_UART_A 138
> +#define RESET_UART_B 139
> +#define RESET_UART_C 140
> +#define RESET_UART_D 141
> +#define RESET_UART_E 142
> +/* 143*/
> +#define RESET_I2C_S_A 144
> +#define RESET_I2C_M_A 145
> +#define RESET_I2C_M_B 146
> +#define RESET_I2C_M_C 147
> +#define RESET_I2C_M_D 148
> +/* 149-151 */
> +#define RESET_SDEMMC_A 152
> +/* 153 */
> +#define RESET_SDEMMC_C 154
> +/* 155-159*/
> +
> +/* RESET5 */
> +/* 160-175 */
> +#define RESET_BRG_AO_NIC_SYS 176
> +#define RESET_BRG_AO_NIC_DSPA 177
> +#define RESET_BRG_AO_NIC_MAIN 178
> +#define RESET_BRG_AO_NIC_AUDIO 179
> +/* 180-183 */
> +#define RESET_BRG_AO_NIC_ALL 184
> +#define RESET_BRG_NIC_NNA 185
> +#define RESET_BRG_NIC_SDIO 186
> +#define RESET_BRG_NIC_EMMC 187
> +#define RESET_BRG_NIC_DSU 188
> +#define RESET_BRG_NIC_SYSCLK 189
> +#define RESET_BRG_NIC_MAIN 190
> +#define RESET_BRG_NIC_ALL 191
> +
> +#endif
> diff --git a/arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi
> index 32ed1776891bc7d1befd01a76c76048631606f5a..b1da8cbaa25a1844312a23bc39eb876df3c60df5 100644
> --- a/arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi
> +++ b/arch/arm64/boot/dts/amlogic/amlogic-a5.dtsi
> @@ -4,6 +4,7 @@
> */
>
> #include "amlogic-a4-common.dtsi"
> +#include "amlogic-a5-reset.h"
> #include <dt-bindings/power/amlogic,a5-pwrc.h>
> / {
> cpus {
> @@ -50,6 +51,13 @@ pwrc: power-controller {
> };
>
> &apb {
> + reset: reset-controller@2000 {
> + compatible = "amlogic,a5-reset",
> + "amlogic,meson-s4-reset";
> + reg = <0x0 0x2000 0x0 0x98>;
> + #reset-cells = <1>;
> + };
> +
> gpio_intc: interrupt-controller@4080 {
> compatible = "amlogic,a5-gpio-intc",
> "amlogic,meson-gpio-intc";
>
Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org>
next prev parent reply other threads:[~2025-03-24 7:13 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-20 9:42 [PATCH v5 0/3] Add support for Amlogic A4/A5 Reset Kelvin Zhang
2025-03-20 9:42 ` Kelvin Zhang via B4 Relay
2025-03-20 9:42 ` Kelvin Zhang via B4 Relay
2025-03-20 9:42 ` [PATCH v5 1/3] dt-bindings: reset: Add compatible for Amlogic A4/A5 Reset Controller Kelvin Zhang
2025-03-20 9:42 ` Kelvin Zhang via B4 Relay
2025-03-20 9:42 ` Kelvin Zhang via B4 Relay
2025-03-20 9:42 ` [PATCH v5 2/3] arm64: dts: amlogic: Add A4 " Kelvin Zhang
2025-03-20 9:42 ` Kelvin Zhang via B4 Relay
2025-03-20 9:42 ` Kelvin Zhang via B4 Relay
2025-03-24 7:06 ` Neil Armstrong
2025-03-24 7:06 ` Neil Armstrong
2025-04-11 8:23 ` Kelvin Zhang
2025-04-11 8:23 ` Kelvin Zhang
2025-04-11 8:32 ` neil.armstrong
2025-04-11 8:32 ` neil.armstrong
2025-03-20 9:42 ` [PATCH v5 3/3] arm64: dts: amlogic: Add A5 " Kelvin Zhang
2025-03-20 9:42 ` Kelvin Zhang via B4 Relay
2025-03-20 9:42 ` Kelvin Zhang via B4 Relay
2025-03-24 7:06 ` Neil Armstrong [this message]
2025-03-24 7:06 ` Neil Armstrong
2025-05-05 12:38 ` [PATCH v5 0/3] Add support for Amlogic A4/A5 Reset Neil Armstrong
2025-05-05 12:38 ` Neil Armstrong
-- strict thread matches above, loose matches on Subject: below --
2025-04-11 11:27 Kelvin Zhang
2025-04-11 11:27 ` [PATCH v5 3/3] arm64: dts: amlogic: Add A5 Reset Controller Kelvin Zhang
2025-04-11 11:27 ` Kelvin Zhang via B4 Relay
2025-04-11 11:27 ` Kelvin Zhang via B4 Relay
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3ca650ec-d0f2-453b-9770-5e5bbe7a75f0@linaro.org \
--to=neil.armstrong@linaro.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jbrunet@baylibre.com \
--cc=kelvin.zhang@amlogic.com \
--cc=khilman@baylibre.com \
--cc=krzk+dt@kernel.org \
--cc=linux-amlogic@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=martin.blumenstingl@googlemail.com \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=zelong.dong@amlogic.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.