From: Tony Nguyen <anthony.l.nguyen@intel.com>
To: Karol Kolacinski <karol.kolacinski@intel.com>,
<intel-wired-lan@lists.osuosl.org>
Cc: netdev@vger.kernel.org
Subject: Re: [Intel-wired-lan] [PATCH v7 iwl-next 00/12] Introduce ETH56G PHY model for E825C products
Date: Wed, 10 Apr 2024 14:57:04 -0700 [thread overview]
Message-ID: <3fc5b573-cfcb-4ea4-4bf2-554acf1a7ebf@intel.com> (raw)
In-Reply-To: <20240408111814.404583-14-karol.kolacinski@intel.com>
On 4/8/2024 4:07 AM, Karol Kolacinski wrote:
> E825C products have a different PHY model than E822, E823 and E810 products.
> This PHY is ETH56G and its support is necessary to have functional PTP stack
> for E825C products.
Some of the latter patches in this series don't compile on 32bit.
Thanks,
Tony
> Grzegorz Nitka (2):
> ice: Add NAC Topology device capability parser
> ice: Adjust PTP init for 2x50G E825C devices
>
> Jacob Keller (2):
> ice: Introduce helper to get tmr_cmd_reg values
> ice: Introduce ice_get_base_incval() helper
>
> Karol Kolacinski (4):
> ice: Introduce ice_ptp_hw struct
> ice: Add PHY OFFSET_READY register clearing
> ice: Change CGU regs struct to anonymous
> ice: Support 2XNAC configuration using auxbus
>
> Michal Michalik (1):
> ice: Add support for E825-C TS PLL handling
>
> Sergey Temerkhanov (3):
> ice: Implement Tx interrupt enablement functions
> ice: Move CGU block
> ice: Introduce ETH56G PHY model for E825C products
>
> V5 -> V6: Changes in:
> - ice: Move CGU block
>
> V5 -> V6: Changes in:
> - ice: Implement Tx interrupt enablement functions
> - ice: Move CGU block
>
> V4 -> V5: Changes in:
> - ice: Introduce ice_ptp_hw struct
> - ice: Introduce helper to get tmr_cmd_reg values
> - ice: Introduce ice_get_base_incval() helper
> - ice: Introduce ETH56G PHY model for E825C products
> - ice: Add support for E825-C TS PLL handling
> - ice: Adjust PTP init for 2x50G E825C devices
>
> V1 -> V4: Changes in:
> - ice: Introduce ETH56G PHY model for E825C products
>
> drivers/net/ethernet/intel/ice/ice.h | 23 +-
> .../net/ethernet/intel/ice/ice_adminq_cmd.h | 1 +
> drivers/net/ethernet/intel/ice/ice_cgu_regs.h | 77 +-
> drivers/net/ethernet/intel/ice/ice_common.c | 58 +-
> drivers/net/ethernet/intel/ice/ice_common.h | 2 +
> .../net/ethernet/intel/ice/ice_hw_autogen.h | 4 +
> drivers/net/ethernet/intel/ice/ice_ptp.c | 265 +-
> drivers/net/ethernet/intel/ice/ice_ptp.h | 1 +
> .../net/ethernet/intel/ice/ice_ptp_consts.h | 402 ++
> drivers/net/ethernet/intel/ice/ice_ptp_hw.c | 3594 +++++++++++++----
> drivers/net/ethernet/intel/ice/ice_ptp_hw.h | 290 +-
> drivers/net/ethernet/intel/ice/ice_sbq_cmd.h | 10 +-
> drivers/net/ethernet/intel/ice/ice_type.h | 60 +-
> 13 files changed, 3873 insertions(+), 914 deletions(-)
>
>
> base-commit: c6f2492cda380a8bce00f61c3a4272401fbb9043
WARNING: multiple messages have this Message-ID (diff)
From: Tony Nguyen <anthony.l.nguyen@intel.com>
To: Karol Kolacinski <karol.kolacinski@intel.com>,
<intel-wired-lan@lists.osuosl.org>
Cc: <netdev@vger.kernel.org>, <jesse.brandeburg@intel.com>
Subject: Re: [PATCH v7 iwl-next 00/12] Introduce ETH56G PHY model for E825C products
Date: Wed, 10 Apr 2024 14:57:04 -0700 [thread overview]
Message-ID: <3fc5b573-cfcb-4ea4-4bf2-554acf1a7ebf@intel.com> (raw)
In-Reply-To: <20240408111814.404583-14-karol.kolacinski@intel.com>
On 4/8/2024 4:07 AM, Karol Kolacinski wrote:
> E825C products have a different PHY model than E822, E823 and E810 products.
> This PHY is ETH56G and its support is necessary to have functional PTP stack
> for E825C products.
Some of the latter patches in this series don't compile on 32bit.
Thanks,
Tony
> Grzegorz Nitka (2):
> ice: Add NAC Topology device capability parser
> ice: Adjust PTP init for 2x50G E825C devices
>
> Jacob Keller (2):
> ice: Introduce helper to get tmr_cmd_reg values
> ice: Introduce ice_get_base_incval() helper
>
> Karol Kolacinski (4):
> ice: Introduce ice_ptp_hw struct
> ice: Add PHY OFFSET_READY register clearing
> ice: Change CGU regs struct to anonymous
> ice: Support 2XNAC configuration using auxbus
>
> Michal Michalik (1):
> ice: Add support for E825-C TS PLL handling
>
> Sergey Temerkhanov (3):
> ice: Implement Tx interrupt enablement functions
> ice: Move CGU block
> ice: Introduce ETH56G PHY model for E825C products
>
> V5 -> V6: Changes in:
> - ice: Move CGU block
>
> V5 -> V6: Changes in:
> - ice: Implement Tx interrupt enablement functions
> - ice: Move CGU block
>
> V4 -> V5: Changes in:
> - ice: Introduce ice_ptp_hw struct
> - ice: Introduce helper to get tmr_cmd_reg values
> - ice: Introduce ice_get_base_incval() helper
> - ice: Introduce ETH56G PHY model for E825C products
> - ice: Add support for E825-C TS PLL handling
> - ice: Adjust PTP init for 2x50G E825C devices
>
> V1 -> V4: Changes in:
> - ice: Introduce ETH56G PHY model for E825C products
>
> drivers/net/ethernet/intel/ice/ice.h | 23 +-
> .../net/ethernet/intel/ice/ice_adminq_cmd.h | 1 +
> drivers/net/ethernet/intel/ice/ice_cgu_regs.h | 77 +-
> drivers/net/ethernet/intel/ice/ice_common.c | 58 +-
> drivers/net/ethernet/intel/ice/ice_common.h | 2 +
> .../net/ethernet/intel/ice/ice_hw_autogen.h | 4 +
> drivers/net/ethernet/intel/ice/ice_ptp.c | 265 +-
> drivers/net/ethernet/intel/ice/ice_ptp.h | 1 +
> .../net/ethernet/intel/ice/ice_ptp_consts.h | 402 ++
> drivers/net/ethernet/intel/ice/ice_ptp_hw.c | 3594 +++++++++++++----
> drivers/net/ethernet/intel/ice/ice_ptp_hw.h | 290 +-
> drivers/net/ethernet/intel/ice/ice_sbq_cmd.h | 10 +-
> drivers/net/ethernet/intel/ice/ice_type.h | 60 +-
> 13 files changed, 3873 insertions(+), 914 deletions(-)
>
>
> base-commit: c6f2492cda380a8bce00f61c3a4272401fbb9043
next prev parent reply other threads:[~2024-04-10 21:57 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-04-08 11:07 [Intel-wired-lan] [PATCH v7 iwl-next 00/12] Introduce ETH56G PHY model for E825C products Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 01/12] ice: Introduce ice_ptp_hw struct Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 02/12] ice: Introduce helper to get tmr_cmd_reg values Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 03/12] ice: Implement Tx interrupt enablement functions Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 04/12] ice: Add PHY OFFSET_READY register clearing Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 05/12] ice: Move CGU block Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-11 23:23 ` [Intel-wired-lan] " kernel test robot
2024-04-11 23:23 ` kernel test robot
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 06/12] ice: Introduce ice_get_base_incval() helper Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 07/12] ice: Introduce ETH56G PHY model for E825C products Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 08/12] ice: Change CGU regs struct to anonymous Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 09/12] ice: Add support for E825-C TS PLL handling Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 10/12] ice: Add NAC Topology device capability parser Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 11/12] ice: Support 2XNAC configuration using auxbus Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-08 11:07 ` [Intel-wired-lan] [PATCH v7 iwl-next 12/12] ice: Adjust PTP init for 2x50G E825C devices Karol Kolacinski
2024-04-08 11:07 ` Karol Kolacinski
2024-04-10 21:57 ` Tony Nguyen [this message]
2024-04-10 21:57 ` [PATCH v7 iwl-next 00/12] Introduce ETH56G PHY model for E825C products Tony Nguyen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3fc5b573-cfcb-4ea4-4bf2-554acf1a7ebf@intel.com \
--to=anthony.l.nguyen@intel.com \
--cc=intel-wired-lan@lists.osuosl.org \
--cc=karol.kolacinski@intel.com \
--cc=netdev@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.