[LARTC] Need new way to improve SMP scalability for network router

[LARTC] Need new way to improve SMP scalability for network router

[Svetoslav]

Hi,
Currently I use dual cpu xeon server x86-64 with hp enabled
two intel Gbit Nics 82547
I have assigned every NIC irq to one phisical procesor but the two 
virtual procesors stay idle
and are not used for ether routeing or shaping
Is there a way to split work from two NICs on 4 CPUs ?

 
_______________________________________________
LARTC mailing list
LARTC@mailman.ds9a.nl
http://mailman.ds9a.nl/cgi-bin/mailman/listinfo/lartc

Re: [LARTC] Need new way to improve SMP scalability for network router

[Damjan]

> Currently I use dual cpu xeon server x86-64 with hp enabled
> two intel Gbit Nics 82547
> I have assigned every NIC irq to one phisical procesor but the two 
> virtual procesors stay idle
> and are not used for ether routeing or shaping
> Is there a way to split work from two NICs on 4 CPUs ?

What do you expect to get? There are no 4 real CPUs. The only benefit
that the HT technology has is when you need very fast switching between
process/threads ... in this case the kernel should be prety good at it,
and won't see any benefit from HT.

(I guess you are talking about HT.. you've said hp up there)


-- 
damjan | дамјан
This is my jabber ID -->         damjan@bagra.net.mk 
 -- not my mail address, it's a Jabber ID --^ :)
_______________________________________________
LARTC mailing list
LARTC@mailman.ds9a.nl
http://mailman.ds9a.nl/cgi-bin/mailman/listinfo/lartc