All of lore.kernel.org
 help / color / mirror / Atom feed
From: Michal Simek <michal.simek@amd.com>
To: "Philippe Mathieu-Daudé" <philmd@linaro.org>,
	"Alistair Francis" <alistair23@gmail.com>,
	"Sai Pavan Boddu" <sai.pavan.boddu@amd.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
	Paolo Bonzini <pbonzini@redhat.com>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Alistair Francis <alistair.francis@wdc.com>,
	Bin Meng <bmeng.cn@gmail.com>, Weiwei Li <liwei1518@gmail.com>,
	Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
	Liu Zhiwei <zhiwei_liu@linux.alibaba.com>
Subject: Re: [PATCH v2] hw/riscv: Add Microblaze V 32bit virt board
Date: Thu, 31 Oct 2024 09:43:52 +0100	[thread overview]
Message-ID: <47b60bf0-e43e-43a6-b9d7-0d072cd8d4ad@amd.com> (raw)
In-Reply-To: <34d6acf1-2106-481e-a016-375e697f31cf@linaro.org>

Hi,

On 10/31/24 05:06, Philippe Mathieu-Daudé wrote:
> Hi Michal,
> 
> On 30/10/24 02:53, Michal Simek wrote:
>> Hi Alistair,
>>
>> On 10/30/24 03:54, Alistair Francis wrote:
>>> On Thu, Oct 17, 2024 at 5:26 PM Sai Pavan Boddu <sai.pavan.boddu@amd.com> wrote:
>>
>>>> diff --git a/hw/riscv/microblaze-v-virt.c b/hw/riscv/microblaze-v-virt.c
>>>> new file mode 100644
>>>> index 00000000000..6603e6d6b06
>>>> --- /dev/null
>>>> +++ b/hw/riscv/microblaze-v-virt.c
>>>> @@ -0,0 +1,181 @@
>>>> +/*
>>>> + * QEMU model of Microblaze V (32bit version)
> 
> Is there a 64-bit model planned?

This guide is talking about 64bit too
https://docs.amd.com/r/en-US/ug1629-microblaze-v-user-guide

It means answer is yes. And pretty much this generic model with the same layout 
should be possible to use with generic 64bit version too.

I expect that means that default_cpu_type should be TYPE_RISCV_CPU_BASE.
and Kconfig should be extended
+    depends on RISCV32 || RISCV64

Also some small updates in documentation to cover it.

Is there something else what should be updated?

Thanks,
Michal



  parent reply	other threads:[~2024-10-31  8:44 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-10-17  7:25 [PATCH v2] hw/riscv: Add Microblaze V 32bit virt board Sai Pavan Boddu
2024-10-29 15:44 ` Francisco Iglesias
2024-10-30  2:54 ` Alistair Francis
2024-10-30  5:53   ` Michal Simek
2024-10-31  4:06     ` Philippe Mathieu-Daudé
2024-10-31  4:31       ` Alistair Francis
2024-11-04 17:37         ` Boddu, Sai Pavan
2024-10-31  8:43       ` Michal Simek [this message]
2024-10-31 15:59         ` Philippe Mathieu-Daudé
2024-11-04 17:39           ` Boddu, Sai Pavan

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=47b60bf0-e43e-43a6-b9d7-0d072cd8d4ad@amd.com \
    --to=michal.simek@amd.com \
    --cc=alistair.francis@wdc.com \
    --cc=alistair23@gmail.com \
    --cc=bmeng.cn@gmail.com \
    --cc=dbarboza@ventanamicro.com \
    --cc=liwei1518@gmail.com \
    --cc=palmer@dabbelt.com \
    --cc=pbonzini@redhat.com \
    --cc=philmd@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=sai.pavan.boddu@amd.com \
    --cc=zhiwei_liu@linux.alibaba.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.