* [PATCH -next] tile: remove homegrown L1_CACHE_ALIGN macro
@ 2010-06-29 7:32 FUJITA Tomonori
2010-06-29 13:10 ` Chris Metcalf
0 siblings, 1 reply; 2+ messages in thread
From: FUJITA Tomonori @ 2010-06-29 7:32 UTC (permalink / raw)
To: cmetcalf; +Cc: linux-kernel
Let's use the standard L1_CACHE_ALIGN macro instead.
Signed-off-by: FUJITA Tomonori <fujita.tomonori@lab.ntt.co.jp>
---
arch/tile/include/asm/cache.h | 1 -
1 files changed, 0 insertions(+), 1 deletions(-)
diff --git a/arch/tile/include/asm/cache.h b/arch/tile/include/asm/cache.h
index c2b7dcf..ee59714 100644
--- a/arch/tile/include/asm/cache.h
+++ b/arch/tile/include/asm/cache.h
@@ -20,7 +20,6 @@
/* bytes per L1 data cache line */
#define L1_CACHE_SHIFT CHIP_L1D_LOG_LINE_SIZE()
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
-#define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1)) & -L1_CACHE_BYTES)
/* bytes per L1 instruction cache line */
#define L1I_CACHE_SHIFT CHIP_L1I_LOG_LINE_SIZE()
--
1.6.5
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH -next] tile: remove homegrown L1_CACHE_ALIGN macro
2010-06-29 7:32 [PATCH -next] tile: remove homegrown L1_CACHE_ALIGN macro FUJITA Tomonori
@ 2010-06-29 13:10 ` Chris Metcalf
0 siblings, 0 replies; 2+ messages in thread
From: Chris Metcalf @ 2010-06-29 13:10 UTC (permalink / raw)
To: FUJITA Tomonori; +Cc: linux-kernel
This looks fine, thanks.
Acked-by: Chris Metcalf <cmetcalf@tilera.com>
On 6/29/2010 3:32 AM, FUJITA Tomonori wrote:
> Let's use the standard L1_CACHE_ALIGN macro instead.
>
> Signed-off-by: FUJITA Tomonori <fujita.tomonori@lab.ntt.co.jp>
> ---
> arch/tile/include/asm/cache.h | 1 -
> 1 files changed, 0 insertions(+), 1 deletions(-)
>
> diff --git a/arch/tile/include/asm/cache.h b/arch/tile/include/asm/cache.h
> index c2b7dcf..ee59714 100644
> --- a/arch/tile/include/asm/cache.h
> +++ b/arch/tile/include/asm/cache.h
> @@ -20,7 +20,6 @@
> /* bytes per L1 data cache line */
> #define L1_CACHE_SHIFT CHIP_L1D_LOG_LINE_SIZE()
> #define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
> -#define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1)) & -L1_CACHE_BYTES)
>
> /* bytes per L1 instruction cache line */
> #define L1I_CACHE_SHIFT CHIP_L1I_LOG_LINE_SIZE()
>
--
Chris Metcalf, Tilera Corp.
http://www.tilera.com
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2010-06-29 13:10 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-06-29 7:32 [PATCH -next] tile: remove homegrown L1_CACHE_ALIGN macro FUJITA Tomonori
2010-06-29 13:10 ` Chris Metcalf
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.