From: Philippe Simonet <philippe.simonet@bluewin.ch>
To: xen-devel@lists.xensource.com
Subject: Re: Xen 4 TSC problems
Date: Tue, 13 Sep 2011 09:16:27 +0200 [thread overview]
Message-ID: <4E6F034B.5040102@bluewin.ch> (raw)
In-Reply-To: <AANLkTik3Ng6TpQANfPNJ2M=86WYLHVt7_MuBuVfJ1CG_@mail.gmail.com>
Hi Xen developers
i just would like to inform you that I have exactly the same problem
with Debian squeeze and xen, with
50 seconds time jump on my dom0 and domu. NTP is running on all
dom0/domuU, clocksource is 'xen'
everywhere.
some messages :
syslog :
Sep 11 13:56:50 dnsit22 kernel: [571603.359863] Clocksource tsc unstable
(delta = -2999662111513 ns)
xm dmesg :
...
(XEN) Platform timer is 14.318MHz HPET
...
(XEN) Platform timer appears to have unexpectedly wrapped 10 or more times.
(XEN) TSC marked as reliable, warp = 0 (count=2)
...
I had some contact with Olivier Hanesse and it indicates that he doesn't
have any solution for this problem,
and all what was proposed in February didn't solved this problem.
all suggestions are welcomed.
Best regards
Philippe
config :
--------------------------------------
Linux dnsit22.swissptt.ch 2.6.32-5-xen-amd64 #1 SMP Tue Jun 14 12:46:30
UTC 2011 x86_64 GNU/Linux
--------------------------------------
HP DL385
--------------------------------------
vendor_id : AuthenticAMD
cpu family : 16
model : 9
model name : AMD Opteron(tm) Processor 6174
stepping : 1
cpu MHz : 3058776.574
cache size : 512 KB
fpu : yes
fpu_exception : yes
cpuid level : 5
wp : yes
flags : fpu de tsc msr pae mce cx8 apic mtrr mca cmov pat
clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt lm 3dnowext
3dnow constant_tsc rep_good nonstop_tsc extd_apicid amd_dcm pni cx16
popcnt hypervisor lahf_lm cmp_legacy extapic cr8_legacy abm sse4a
misalignsse 3dnowprefetch nodeid_msr
bogomips : 4409.03
TLB size : 1024 4K pages
clflush size : 64
cache_alignment : 64
address sizes : 48 bits physical, 48 bits virtual
power management: ts ttp tm stc 100mhzsteps hwpstate
--------------------------------------
--------------------------------------
PCI :
00:00.0 Host bridge: ATI Technologies Inc RD890 Northbridge only dual
slot (2x16) PCI-e GFX Hydra part (rev 02)
00:04.0 PCI bridge: ATI Technologies Inc RD890 PCI to PCI bridge (PCI
express gpp port D)
00:06.0 PCI bridge: ATI Technologies Inc RD890 PCI to PCI bridge (PCI
express gpp port F)
00:0a.0 PCI bridge: ATI Technologies Inc RD890 PCI to PCI bridge
(external gfx1 port A)
00:0b.0 PCI bridge: ATI Technologies Inc RD890 PCI to PCI bridge (NB-SB
link)
00:0d.0 PCI bridge: ATI Technologies Inc RD890 PCI to PCI bridge
(external gfx1 port B)
00:11.0 SATA controller: ATI Technologies Inc SB700/SB800 SATA
Controller [IDE mode]
00:12.0 USB Controller: ATI Technologies Inc SB700/SB800 USB OHCI0
Controller
00:12.1 USB Controller: ATI Technologies Inc SB700 USB OHCI1 Controller
00:12.2 USB Controller: ATI Technologies Inc SB700/SB800 USB EHCI Controller
00:13.0 USB Controller: ATI Technologies Inc SB700/SB800 USB OHCI0
Controller
00:13.1 USB Controller: ATI Technologies Inc SB700 USB OHCI1 Controller
00:13.2 USB Controller: ATI Technologies Inc SB700/SB800 USB EHCI Controller
00:14.0 SMBus: ATI Technologies Inc SBx00 SMBus Controller (rev 3d)
00:14.1 IDE interface: ATI Technologies Inc SB700/SB800 IDE Controller
00:14.3 ISA bridge: ATI Technologies Inc SB700/SB800 LPC host controller
00:14.4 PCI bridge: ATI Technologies Inc SBx00 PCI to PCI Bridge
00:18.0 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
HyperTransport Configuration
00:18.1 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Address Map
00:18.2 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
DRAM Controller
00:18.3 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Miscellaneous Control
00:18.4 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Link Control
00:19.0 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
HyperTransport Configuration
00:19.1 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Address Map
00:19.2 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
DRAM Controller
00:19.3 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Miscellaneous Control
00:19.4 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Link Control
00:1a.0 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
HyperTransport Configuration
00:1a.1 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Address Map
00:1a.2 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
DRAM Controller
00:1a.3 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Miscellaneous Control
00:1a.4 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Link Control
00:1b.0 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
HyperTransport Configuration
00:1b.1 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Address Map
00:1b.2 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
DRAM Controller
00:1b.3 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Miscellaneous Control
00:1b.4 Host bridge: Advanced Micro Devices [AMD] Family 10h Processor
Link Control
01:03.0 VGA compatible controller: ATI Technologies Inc ES1000 (rev 02)
02:00.0 System peripheral: Hewlett-Packard Company iLO3 Slave
instrumentation & System support (rev 04)
02:00.2 System peripheral: Hewlett-Packard Company iLO3 Management
Processor Support and Messaging (rev 04)
02:00.4 USB Controller: Hewlett-Packard Company Proliant iLO2/iLO3
virtual USB controller (rev 01)
03:00.0 RAID bus controller: Hewlett-Packard Company Smart Array G6
controllers (rev 01)
04:00.0 Ethernet controller: Broadcom Corporation NetXtreme II BCM5709
Gigabit Ethernet (rev 20)
04:00.1 Ethernet controller: Broadcom Corporation NetXtreme II BCM5709
Gigabit Ethernet (rev 20)
05:00.0 Ethernet controller: Broadcom Corporation NetXtreme II BCM5709
Gigabit Ethernet (rev 20)
05:00.1 Ethernet controller: Broadcom Corporation NetXtreme II BCM5709
Gigabit Ethernet (rev 20)
09:00.0 PCI bridge: PLX Technology, Inc. PEX 8616 16-lane, 4-Port PCI
Express Gen 2 (5.0 GT/s) Switch (rev bb)
0a:04.0 PCI bridge: PLX Technology, Inc. PEX 8616 16-lane, 4-Port PCI
Express Gen 2 (5.0 GT/s) Switch (rev bb)
0a:05.0 PCI bridge: PLX Technology, Inc. PEX 8616 16-lane, 4-Port PCI
Express Gen 2 (5.0 GT/s) Switch (rev bb)
0a:06.0 PCI bridge: PLX Technology, Inc. PEX 8616 16-lane, 4-Port PCI
Express Gen 2 (5.0 GT/s) Switch (rev bb)
0c:00.0 Ethernet controller: Intel Corporation 82580 Gigabit Network
Connection (rev 01)
0c:00.1 Ethernet controller: Intel Corporation 82580 Gigabit Network
Connection (rev 01)
0c:00.2 Ethernet controller: Intel Corporation 82580 Gigabit Network
Connection (rev 01)
0c:00.3 Ethernet controller: Intel Corporation 82580 Gigabit Network
Connection (rev 01)
0f:00.0 Ethernet controller: Intel Corporation 82580 Gigabit Network
Connection (rev 01)
0f:00.1 Ethernet controller: Intel Corporation 82580 Gigabit Network
Connection (rev 01)
0f:00.2 Ethernet controller: Intel Corporation 82580 Gigabit Network
Connection (rev 01)
0f:00.3 Ethernet controller: Intel Corporation 82580 Gigabit Network
Connection (rev 01)
--------------------------------------
On 8:59 PM, Olivier Hanesse wrote:
> Hello
>
> I've got an issue about time keeping with Xen 4.0 (Debian squeeze release).
>
> My problem is here (hopefully I amn't the only one, so there might be a bug
> somewhere) : http://bugs.debian.org/cgi-bin/bugreport.cgi?bug=599161#50
> After some times, I got this error : Clocksource tsc unstable (delta =
> -2999660334211 ns). It has happened on several servers.
>
> Looking at the output of "xm debug-key s;"
>
> (XEN) TSC has constant rate, deep Cstates possible, so not reliable,
> warp=2850 (count=3)
>
> I am using a "Intel(R) Xeon(R) CPU L5420 @ 2.50GHz", which has the
> "constant_tsc", but not the "nonstop_tsc" one.
> On other systems with a newer cpu with "nonstop_tsc", I don't have this
> issue (systems are running the same distros with same config).
>
> I tried to boot with "max_cstate=0", but nothing changed, my TSC isn't
> reliable and after some times, I will got the "50min" issue again.
>
> I don't understand how a system can do a jump of "50min" in the future. Why
> 50min ? it is not 40min, not 1 hour, it is always 50min.
> I don't know how to make my TSC "reliable" (I already disable everything
> about Powerstate in BIOS Settings).
>
> Any ideas ?
>
> Regards
>
next prev parent reply other threads:[~2011-09-13 7:16 UTC|newest]
Thread overview: 81+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-02-23 10:49 Xen 4 TSC problems Olivier Hanesse
2011-02-23 16:16 ` [Xen-devel] " Dan Magenheimer
2011-02-23 17:19 ` Keir Fraser
2011-02-23 19:04 ` Olivier Hanesse
2011-02-24 7:16 ` Keir Fraser
2011-02-24 9:59 ` Olivier Hanesse
2011-02-24 10:59 ` Jan Beulich
2011-02-24 11:30 ` [Xen-devel] " Keir Fraser
2011-02-24 11:57 ` Olivier Hanesse
2011-02-24 12:37 ` Jan Beulich
2011-02-24 14:20 ` Olivier Hanesse
2011-02-24 14:52 ` [Xen-devel] " Keir Fraser
2011-02-24 17:43 ` Dan Magenheimer
2011-02-24 17:58 ` Olivier Hanesse
2011-02-24 19:01 ` [Xen-devel] " Jeremy Fitzhardinge
2011-02-28 14:37 ` Olivier Hanesse
2011-02-28 15:00 ` Keir Fraser
2011-02-28 15:14 ` [Xen-devel] " Dan Magenheimer
2011-02-28 15:23 ` Olivier Hanesse
2011-02-28 15:30 ` Dan Magenheimer
2011-02-28 15:54 ` Olivier Hanesse
2011-04-15 7:51 ` andre.arnold
2011-04-15 16:31 ` Olivier Hanesse
2012-09-27 15:54 ` [Xen-devel] " Mauro
2012-09-27 19:27 ` [Xen-users] " Dan Magenheimer
2012-09-27 21:28 ` Olivier Hanesse
2012-09-27 21:42 ` [Xen-devel] " Mauro
2012-09-29 8:08 ` [Xen-users] " Olivier Hanesse
2012-09-29 9:41 ` [Xen-devel] " Mauro
2012-09-29 12:19 ` Mauro
2012-09-30 15:13 ` [Xen-users] " Pasi Kärkkäinen
2012-09-30 19:23 ` [Xen-devel] " Mauro
2012-09-30 20:19 ` Mauro
2012-10-15 7:39 ` [Xen-users] " Olivier Hanesse
2012-10-15 8:05 ` Philippe.Simonet
2012-10-15 9:39 ` Mauro
2012-10-15 10:32 ` Jan Beulich
2012-10-15 11:24 ` [Xen-devel] " Mauro
2012-10-15 12:49 ` [Xen-users] " Jan Beulich
2012-10-15 14:25 ` Mauro
2012-10-17 16:15 ` Keir Fraser
2012-10-18 7:40 ` Ian Campbell
2012-10-18 7:55 ` Keir Fraser
2012-10-18 8:33 ` Ian Campbell
2012-10-18 8:56 ` [Xen-devel] " Mauro
2012-10-18 9:36 ` [Xen-users] " Ian Campbell
2012-10-18 13:45 ` Philippe.Simonet
2012-10-18 16:43 ` Keir Fraser
2012-10-21 20:52 ` [Xen-devel] " Mauro
2012-10-22 6:54 ` [Xen-users] " Jan Beulich
2012-10-22 9:17 ` [Xen-devel] " Mauro
2012-10-22 9:27 ` [Xen-users] " Jan Beulich
2012-10-22 10:40 ` [Xen-devel] " Mauro
2012-10-22 12:06 ` [Xen-users] " Jan Beulich
2012-10-23 7:19 ` Mauro
[not found] ` <CAE17a0VU3H8UmUWZv1+t98ME8LFgCZAWWBC1nhzM=ecbu6_GaQ@mail.gmail.com>
2012-10-23 7:58 ` Jan Beulich
2012-10-23 8:40 ` Mauro
2012-10-23 8:50 ` Jan Beulich
2012-10-23 11:50 ` Konrad Rzeszutek Wilk
2012-10-23 14:07 ` Mauro
2012-10-23 14:43 ` Jan Beulich
2012-10-23 14:46 ` Mauro
2012-10-23 15:34 ` Mauro
2012-10-23 15:49 ` Jan Beulich
2012-10-01 11:39 ` Zary Matej
2011-02-28 15:39 ` [Xen-devel] " Keir Fraser
2012-09-29 15:13 ` Mauro
2011-09-13 7:16 ` Philippe Simonet [this message]
2011-09-15 8:23 ` Konrad Rzeszutek Wilk
2011-09-15 8:24 ` Konrad Rzeszutek Wilk
2011-09-15 16:24 ` Jeremy Fitzhardinge
2011-09-16 6:03 ` Philippe.Simonet
2011-09-16 22:40 ` Jeremy Fitzhardinge
2011-09-19 5:45 ` Philippe Simonet
2011-09-15 10:36 ` George Dunlap
2011-09-15 18:38 ` Dan Magenheimer
2011-09-19 10:39 ` George Dunlap
2011-09-22 12:07 ` Jan Beulich
2011-09-30 6:33 ` Philippe.Simonet
2011-09-30 9:36 ` tommics
2011-09-30 17:16 ` Dan Magenheimer
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4E6F034B.5040102@bluewin.ch \
--to=philippe.simonet@bluewin.ch \
--cc=xen-devel@lists.xensource.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.