From: Tushar Behera <tushar.behera@linaro.org>
To: Amit Daniel Kachhap <amit.kachhap@linaro.org>
Cc: kgene.kim@samsung.com, linux-samsung-soc@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, patches@linaro.org
Subject: Re: [PATCH V6 1/5] ARM: exynos: Add support AFTR mode on EXYNOS4210
Date: Tue, 21 Feb 2012 12:19:29 +0530 [thread overview]
Message-ID: <4F433E79.2090309@linaro.org> (raw)
In-Reply-To: <1329805190-8874-2-git-send-email-amit.kachhap@linaro.org>
Hi Amit,
On 02/21/2012 11:49 AM, Amit Daniel Kachhap wrote:
> This patch adds support AFTR(ARM OFF TOP RUNNING) mode in
> cpuidle driver. L2 cache keeps their data in this mode.
> This patch ports the code to the latest interfaces to
> save/restore CPU state inclusive of CPU PM notifiers, l2
> resume and cpu_suspend/resume.
>
> Signed-off-by: Jaecheol Lee <jc.lee@samsung.com>
> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
> Signed-off-by: Amit Daniel Kachhap <amit.kachhap@linaro.org>
> ---
> arch/arm/mach-exynos/cpuidle.c | 147 ++++++++++++++++++++++++++++++-
> arch/arm/mach-exynos/include/mach/pmu.h | 2 +
> 2 files changed, 146 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm/mach-exynos/cpuidle.c b/arch/arm/mach-exynos/cpuidle.c
[ snip ]
> +static int exynos4_enter_core0_aftr(struct cpuidle_device *dev,
> + struct cpuidle_driver *drv,
> + int index)
> +{
[ snip ]
> + scu_enable(S5P_VA_SCU);
#ifdef CONFIG_SMP
scu_enable(S5P_VA_SCU);
#endif
Without this, if SMP is not enabled, I am getting following build error.
arch/arm/mach-exynos/built-in.o: In function `exynos4_enter_core0_aftr':
arch/arm/mach-exynos/cpuidle.c:131: undefined reference to `scu_enable'
--
Tushar Behera
WARNING: multiple messages have this Message-ID (diff)
From: tushar.behera@linaro.org (Tushar Behera)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH V6 1/5] ARM: exynos: Add support AFTR mode on EXYNOS4210
Date: Tue, 21 Feb 2012 12:19:29 +0530 [thread overview]
Message-ID: <4F433E79.2090309@linaro.org> (raw)
In-Reply-To: <1329805190-8874-2-git-send-email-amit.kachhap@linaro.org>
Hi Amit,
On 02/21/2012 11:49 AM, Amit Daniel Kachhap wrote:
> This patch adds support AFTR(ARM OFF TOP RUNNING) mode in
> cpuidle driver. L2 cache keeps their data in this mode.
> This patch ports the code to the latest interfaces to
> save/restore CPU state inclusive of CPU PM notifiers, l2
> resume and cpu_suspend/resume.
>
> Signed-off-by: Jaecheol Lee <jc.lee@samsung.com>
> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
> Signed-off-by: Amit Daniel Kachhap <amit.kachhap@linaro.org>
> ---
> arch/arm/mach-exynos/cpuidle.c | 147 ++++++++++++++++++++++++++++++-
> arch/arm/mach-exynos/include/mach/pmu.h | 2 +
> 2 files changed, 146 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm/mach-exynos/cpuidle.c b/arch/arm/mach-exynos/cpuidle.c
[ snip ]
> +static int exynos4_enter_core0_aftr(struct cpuidle_device *dev,
> + struct cpuidle_driver *drv,
> + int index)
> +{
[ snip ]
> + scu_enable(S5P_VA_SCU);
#ifdef CONFIG_SMP
scu_enable(S5P_VA_SCU);
#endif
Without this, if SMP is not enabled, I am getting following build error.
arch/arm/mach-exynos/built-in.o: In function `exynos4_enter_core0_aftr':
arch/arm/mach-exynos/cpuidle.c:131: undefined reference to `scu_enable'
--
Tushar Behera
next prev parent reply other threads:[~2012-02-21 6:49 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-02-21 6:19 [PATCH V6 0/5] ARM: exynos4210: Add l2 retention mode cpuidle state Amit Daniel Kachhap
2012-02-21 6:19 ` Amit Daniel Kachhap
2012-02-21 6:19 ` [PATCH V6 1/5] ARM: exynos: Add support AFTR mode on EXYNOS4210 Amit Daniel Kachhap
2012-02-21 6:19 ` Amit Daniel Kachhap
2012-02-21 6:49 ` Tushar Behera [this message]
2012-02-21 6:49 ` Tushar Behera
2012-02-21 11:12 ` Kukjin Kim
2012-02-21 11:12 ` Kukjin Kim
2012-02-23 6:24 ` Rob Lee
2012-02-23 6:24 ` Rob Lee
2012-02-23 11:49 ` Amit Kachhap
2012-02-23 11:49 ` Amit Kachhap
2012-03-07 23:12 ` Rob Lee
2012-03-07 23:12 ` Rob Lee
2012-03-08 9:57 ` Kukjin Kim
2012-03-08 9:57 ` Kukjin Kim
2012-03-09 15:34 ` Kukjin Kim
2012-03-09 15:34 ` Kukjin Kim
2012-02-21 6:19 ` [PATCH V6 2/5] ARM: s5p: add L2 early resume code Amit Daniel Kachhap
2012-02-21 6:19 ` Amit Daniel Kachhap
2012-02-21 6:19 ` [PATCH V6 3/5] ARM: exynos: save L2 settings during bootup Amit Daniel Kachhap
2012-02-21 6:19 ` Amit Daniel Kachhap
2012-02-21 6:19 ` [PATCH V6 4/5] ARM: exynos: remove useless code to save/restore L2 Amit Daniel Kachhap
2012-02-21 6:19 ` Amit Daniel Kachhap
2012-02-21 6:19 ` [PATCH V6 5/5] ARM: exynos: Enable l2 configuration through device tree Amit Daniel Kachhap
2012-02-21 6:19 ` Amit Daniel Kachhap
2012-02-21 11:11 ` [PATCH V6 0/5] ARM: exynos4210: Add l2 retention mode cpuidle state Kukjin Kim
2012-02-21 11:11 ` Kukjin Kim
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4F433E79.2090309@linaro.org \
--to=tushar.behera@linaro.org \
--cc=amit.kachhap@linaro.org \
--cc=kgene.kim@samsung.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=patches@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.