* [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
@ 2012-06-21 0:48 ` Kukjin Kim
0 siblings, 0 replies; 8+ messages in thread
From: Kukjin Kim @ 2012-06-21 0:48 UTC (permalink / raw)
To: linux-arm-kernel, linux-samsung-soc
Cc: 'Russell King', 'Boojin Kim'
From: Boojin Kim <boojin.kim@samsung.com>
Since SYSRAM set the L2 cache latency on EXYNOS5 SoCs,
no longer need that in the kernel. It helps to reduce
booting time (no need cache disable and cache enable).
Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
---
arch/arm/mach-exynos/common.c | 25 -------------------------
1 files changed, 0 insertions(+), 25 deletions(-)
diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
index 742edd3..0ec1a91 100644
--- a/arch/arm/mach-exynos/common.c
+++ b/arch/arm/mach-exynos/common.c
@@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
early_initcall(exynos4_l2x0_cache_init);
#endif
-static int __init exynos5_l2_cache_init(void)
-{
- unsigned int val;
-
- if (!soc_is_exynos5250())
- return 0;
-
- asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
- "bic %0, %0, #(1 << 2)\n" /* cache disable */
- "mcr p15, 0, %0, c1, c0, 0\n"
- "mrc p15, 1, %0, c9, c0, 2\n"
- : "=r"(val));
-
- val |= (1 << 9) | (1 << 5) | (2 << 6) | (2 << 0);
-
- asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
- asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
- "orr %0, %0, #(1 << 2)\n" /* cache enable */
- "mcr p15, 0, %0, c1, c0, 0\n"
- : : "r"(val));
-
- return 0;
-}
-early_initcall(exynos5_l2_cache_init);
-
static int __init exynos_init(void)
{
printk(KERN_INFO "EXYNOS: Initializing architecture\n");
--
1.7.1
^ permalink raw reply related [flat|nested] 8+ messages in thread
* [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
@ 2012-06-21 0:48 ` Kukjin Kim
0 siblings, 0 replies; 8+ messages in thread
From: Kukjin Kim @ 2012-06-21 0:48 UTC (permalink / raw)
To: linux-arm-kernel
From: Boojin Kim <boojin.kim@samsung.com>
Since SYSRAM set the L2 cache latency on EXYNOS5 SoCs,
no longer need that in the kernel. It helps to reduce
booting time (no need cache disable and cache enable).
Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
---
arch/arm/mach-exynos/common.c | 25 -------------------------
1 files changed, 0 insertions(+), 25 deletions(-)
diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
index 742edd3..0ec1a91 100644
--- a/arch/arm/mach-exynos/common.c
+++ b/arch/arm/mach-exynos/common.c
@@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
early_initcall(exynos4_l2x0_cache_init);
#endif
-static int __init exynos5_l2_cache_init(void)
-{
- unsigned int val;
-
- if (!soc_is_exynos5250())
- return 0;
-
- asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
- "bic %0, %0, #(1 << 2)\n" /* cache disable */
- "mcr p15, 0, %0, c1, c0, 0\n"
- "mrc p15, 1, %0, c9, c0, 2\n"
- : "=r"(val));
-
- val |= (1 << 9) | (1 << 5) | (2 << 6) | (2 << 0);
-
- asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
- asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
- "orr %0, %0, #(1 << 2)\n" /* cache enable */
- "mcr p15, 0, %0, c1, c0, 0\n"
- : : "r"(val));
-
- return 0;
-}
-early_initcall(exynos5_l2_cache_init);
-
static int __init exynos_init(void)
{
printk(KERN_INFO "EXYNOS: Initializing architecture\n");
--
1.7.1
^ permalink raw reply related [flat|nested] 8+ messages in thread
* Re: [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
2012-06-21 0:48 ` Kukjin Kim
@ 2012-06-26 7:11 ` Joonyoung Shim
-1 siblings, 0 replies; 8+ messages in thread
From: Joonyoung Shim @ 2012-06-26 7:11 UTC (permalink / raw)
To: Kukjin Kim; +Cc: linux-arm-kernel, linux-samsung-soc, Russell King, Boojin Kim
Hi,
2012/6/21 Kukjin Kim <kgene.kim@samsung.com>:
> From: Boojin Kim <boojin.kim@samsung.com>
>
> Since SYSRAM set the L2 cache latency on EXYNOS5 SoCs,
I don't understand this. Do you mean that BL1 codes do it?
I also wonder how enable L2 cache at the exynos5.
> no longer need that in the kernel. It helps to reduce
> booting time (no need cache disable and cache enable).
>
> Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
> ---
> arch/arm/mach-exynos/common.c | 25 -------------------------
> 1 files changed, 0 insertions(+), 25 deletions(-)
>
> diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
> index 742edd3..0ec1a91 100644
> --- a/arch/arm/mach-exynos/common.c
> +++ b/arch/arm/mach-exynos/common.c
> @@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
> early_initcall(exynos4_l2x0_cache_init);
> #endif
>
> -static int __init exynos5_l2_cache_init(void)
> -{
> - unsigned int val;
> -
> - if (!soc_is_exynos5250())
> - return 0;
> -
> - asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
> - "bic %0, %0, #(1 << 2)\n" /* cache disable */
> - "mcr p15, 0, %0, c1, c0, 0\n"
> - "mrc p15, 1, %0, c9, c0, 2\n"
> - : "=r"(val));
> -
> - val |= (1 << 9) | (1 << 5) | (2 << 6) | (2 << 0);
> -
> - asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
> - asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
> - "orr %0, %0, #(1 << 2)\n" /* cache enable */
> - "mcr p15, 0, %0, c1, c0, 0\n"
> - : : "r"(val));
> -
> - return 0;
> -}
> -early_initcall(exynos5_l2_cache_init);
> -
> static int __init exynos_init(void)
> {
> printk(KERN_INFO "EXYNOS: Initializing architecture\n");
> --
> 1.7.1
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
--
- Joonyoung Shim
^ permalink raw reply [flat|nested] 8+ messages in thread
* [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
@ 2012-06-26 7:11 ` Joonyoung Shim
0 siblings, 0 replies; 8+ messages in thread
From: Joonyoung Shim @ 2012-06-26 7:11 UTC (permalink / raw)
To: linux-arm-kernel
Hi,
2012/6/21 Kukjin Kim <kgene.kim@samsung.com>:
> From: Boojin Kim <boojin.kim@samsung.com>
>
> Since SYSRAM set the L2 cache latency on EXYNOS5 SoCs,
I don't understand this. Do you mean that BL1 codes do it?
I also wonder how enable L2 cache at the exynos5.
> no longer need that in the kernel. It helps to reduce
> booting time (no need cache disable and cache enable).
>
> Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
> ---
> ?arch/arm/mach-exynos/common.c | ? 25 -------------------------
> ?1 files changed, 0 insertions(+), 25 deletions(-)
>
> diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
> index 742edd3..0ec1a91 100644
> --- a/arch/arm/mach-exynos/common.c
> +++ b/arch/arm/mach-exynos/common.c
> @@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
> ?early_initcall(exynos4_l2x0_cache_init);
> ?#endif
>
> -static int __init exynos5_l2_cache_init(void)
> -{
> - ? ? ? unsigned int val;
> -
> - ? ? ? if (!soc_is_exynos5250())
> - ? ? ? ? ? ? ? return 0;
> -
> - ? ? ? asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
> - ? ? ? ? ? ? ? ? ? ?"bic %0, %0, #(1 << 2)\n" ?/* cache disable */
> - ? ? ? ? ? ? ? ? ? ?"mcr p15, 0, %0, c1, c0, 0\n"
> - ? ? ? ? ? ? ? ? ? ?"mrc p15, 1, %0, c9, c0, 2\n"
> - ? ? ? ? ? ? ? ? ? ?: "=r"(val));
> -
> - ? ? ? val |= (1 << 9) | (1 << 5) | (2 << 6) | (2 << 0);
> -
> - ? ? ? asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
> - ? ? ? asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
> - ? ? ? ? ? ? ? ? ? ?"orr %0, %0, #(1 << 2)\n" ?/* cache enable */
> - ? ? ? ? ? ? ? ? ? ?"mcr p15, 0, %0, c1, c0, 0\n"
> - ? ? ? ? ? ? ? ? ? ?: : "r"(val));
> -
> - ? ? ? return 0;
> -}
> -early_initcall(exynos5_l2_cache_init);
> -
> ?static int __init exynos_init(void)
> ?{
> ? ? ? ?printk(KERN_INFO "EXYNOS: Initializing architecture\n");
> --
> 1.7.1
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel at lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
--
- Joonyoung Shim
^ permalink raw reply [flat|nested] 8+ messages in thread
* RE: [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
2012-06-26 7:11 ` Joonyoung Shim
@ 2012-06-26 23:57 ` Boojin Kim
-1 siblings, 0 replies; 8+ messages in thread
From: Boojin Kim @ 2012-06-26 23:57 UTC (permalink / raw)
To: 'Joonyoung Shim', 'Kukjin Kim'
Cc: 'Russell King', linux-samsung-soc, linux-arm-kernel
[-- Warning: decoded text below may be mangled, UTF-8 assumed --]
[-- Attachment #1: Type: TEXT/PLAIN; charset=EUC-KR, Size: 2521 bytes --]
Joonyoung Shim wrote:
> I don't understand this. Do you mean that BL1 codes do it?
> I also wonder how enable L2 cache at the exynos5.
Yes, the latency configuration of L2 cache is located on IROM or BL1 code.
It can remove the overhead about cache reset and cache flush.
And, Kernel enables L2 cache.
Thanks.
>
> > no longer need that in the kernel. It helps to reduce
> > booting time (no need cache disable and cache enable).
> >
> > Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
> > Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
> > ---
> > arch/arm/mach-exynos/common.c | 25 -------------------------
> > 1 files changed, 0 insertions(+), 25 deletions(-)
> >
> > diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
> > index 742edd3..0ec1a91 100644
> > --- a/arch/arm/mach-exynos/common.c
> > +++ b/arch/arm/mach-exynos/common.c
> > @@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
> > early_initcall(exynos4_l2x0_cache_init);
> > #endif
> >
> > -static int __init exynos5_l2_cache_init(void)
> > -{
> > - unsigned int val;
> > -
> > - if (!soc_is_exynos5250())
> > - return 0;
> > -
> > - asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
> > - "bic %0, %0, #(1 << 2)\n" /* cache disable */
> > - "mcr p15, 0, %0, c1, c0, 0\n"
> > - "mrc p15, 1, %0, c9, c0, 2\n"
> > - : "=r"(val));
> > -
> > - val |= (1 << 9) | (1 << 5) | (2 << 6) | (2 << 0);
> > -
> > - asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
> > - asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
> > - "orr %0, %0, #(1 << 2)\n" /* cache enable */
> > - "mcr p15, 0, %0, c1, c0, 0\n"
> > - : : "r"(val));
> > -
> > - return 0;
> > -}
> > -early_initcall(exynos5_l2_cache_init);
> > -
> > static int __init exynos_init(void)
> > {
> > printk(KERN_INFO "EXYNOS: Initializing architecture\n");
> > --
> > 1.7.1
> >
> >
> > _______________________________________________
> > linux-arm-kernel mailing list
> > linux-arm-kernel@lists.infradead.org
> > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>
>
>
> --
> - Joonyoung Shim
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 8+ messages in thread
* [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
@ 2012-06-26 23:57 ` Boojin Kim
0 siblings, 0 replies; 8+ messages in thread
From: Boojin Kim @ 2012-06-26 23:57 UTC (permalink / raw)
To: linux-arm-kernel
Joonyoung Shim wrote:
> I don't understand this. Do you mean that BL1 codes do it?
> I also wonder how enable L2 cache at the exynos5.
Yes, the latency configuration of L2 cache is located on IROM or BL1 code.
It can remove the overhead about cache reset and cache flush.
And, Kernel enables L2 cache.
Thanks.
>
> > no longer need that in the kernel. It helps to reduce
> > booting time (no need cache disable and cache enable).
> >
> > Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
> > Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
> > ---
> > ?arch/arm/mach-exynos/common.c | ? 25 -------------------------
> > ?1 files changed, 0 insertions(+), 25 deletions(-)
> >
> > diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
> > index 742edd3..0ec1a91 100644
> > --- a/arch/arm/mach-exynos/common.c
> > +++ b/arch/arm/mach-exynos/common.c
> > @@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
> > ?early_initcall(exynos4_l2x0_cache_init);
> > ?#endif
> >
> > -static int __init exynos5_l2_cache_init(void)
> > -{
> > - ? ? ? unsigned int val;
> > -
> > - ? ? ? if (!soc_is_exynos5250())
> > - ? ? ? ? ? ? ? return 0;
> > -
> > - ? ? ? asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
> > - ? ? ? ? ? ? ? ? ? ?"bic %0, %0, #(1 << 2)\n" ?/* cache disable */
> > - ? ? ? ? ? ? ? ? ? ?"mcr p15, 0, %0, c1, c0, 0\n"
> > - ? ? ? ? ? ? ? ? ? ?"mrc p15, 1, %0, c9, c0, 2\n"
> > - ? ? ? ? ? ? ? ? ? ?: "=r"(val));
> > -
> > - ? ? ? val |= (1 << 9) | (1 << 5) | (2 << 6) | (2 << 0);
> > -
> > - ? ? ? asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
> > - ? ? ? asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
> > - ? ? ? ? ? ? ? ? ? ?"orr %0, %0, #(1 << 2)\n" ?/* cache enable */
> > - ? ? ? ? ? ? ? ? ? ?"mcr p15, 0, %0, c1, c0, 0\n"
> > - ? ? ? ? ? ? ? ? ? ?: : "r"(val));
> > -
> > - ? ? ? return 0;
> > -}
> > -early_initcall(exynos5_l2_cache_init);
> > -
> > ?static int __init exynos_init(void)
> > ?{
> > ? ? ? ?printk(KERN_INFO "EXYNOS: Initializing architecture\n");
> > --
> > 1.7.1
> >
> >
> > _______________________________________________
> > linux-arm-kernel mailing list
> > linux-arm-kernel at lists.infradead.org
> > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>
>
>
> --
> - Joonyoung Shim
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel at lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
2012-06-26 23:57 ` Boojin Kim
@ 2012-06-27 5:10 ` Joonyoung Shim
-1 siblings, 0 replies; 8+ messages in thread
From: Joonyoung Shim @ 2012-06-27 5:10 UTC (permalink / raw)
To: Boojin Kim
Cc: linux-arm-kernel, 'Russell King', 'Kukjin Kim',
'Joonyoung Shim', linux-samsung-soc
[-- Attachment #1.1: Type: text/plain, Size: 2869 bytes --]
Hi,
On 06/27/2012 08:57 AM, Boojin Kim wrote:
> Joonyoung Shim wrote:
>
>> I don't understand this. Do you mean that BL1 codes do it?
>> I also wonder how enable L2 cache at the exynos5.
> Yes, the latency configuration of L2 cache is located on IROM or BL1 code.
How does kernel know it? Also, IROM and BL1 is blackbox to me
> It can remove the overhead about cache reset and cache flush.
> And, Kernel enables L2 cache.
I cannot find codes to enable L2 cache for exynos5 in the kernel.
Please let me know it.
Thanks.
> Thanks.
>>> no longer need that in the kernel. It helps to reduce
>>> booting time (no need cache disable and cache enable).
>>>
>>> Signed-off-by: Boojin Kim<boojin.kim@samsung.com>
>>> Signed-off-by: Kukjin Kim<kgene.kim@samsung.com>
>>> ---
>>> ?rch/arm/mach-exynos/common.c | 25 -------------------------
>>> 1 files changed, 0 insertions(+), 25 deletions(-)
>>>
>>> diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
>>> index 742edd3..0ec1a91 100644
>>> --- a/arch/arm/mach-exynos/common.c
>>> +++ b/arch/arm/mach-exynos/common.c
>>> @@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
>>> ?arly_initcall(exynos4_l2x0_cache_init);
>>> #endif
>>>
>>> -static int __init exynos5_l2_cache_init(void)
>>> -{
>>> - unsigned int val;
>>> -
>>> - if (!soc_is_exynos5250())
>>> - return 0;
>>> -
>>> - asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
>>> - "bic %0, %0, #(1<< 2)\n" /* cache disable */
>>> - "mcr p15, 0, %0, c1, c0, 0\n"
>>> - "mrc p15, 1, %0, c9, c0, 2\n"
>>> - : "=r"(val));
>>> -
>>> - val |= (1<< 9) | (1<< 5) | (2<< 6) | (2<< 0);
>>> -
>>> - asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
>>> - asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
>>> - "orr %0, %0, #(1<< 2)\n" /* cache enable */
>>> - "mcr p15, 0, %0, c1, c0, 0\n"
>>> - : : "r"(val));
>>> -
>>> - return 0;
>>> -}
>>> -early_initcall(exynos5_l2_cache_init);
>>> -
>>> ?tatic int __init exynos_init(void)
>>> {
>>> ?rintk(KERN_INFO "EXYNOS: Initializing architecture\n");
>>> --
>>> 1.7.1
>>>
>>>
>>> _______________________________________________
>>> linux-arm-kernel mailing list
>>> linux-arm-kernel@lists.infradead.org
>>> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>>
>>
>> --
>> - Joonyoung Shim
>>
>> _______________________________________________
>> linux-arm-kernel mailing list
>> linux-arm-kernel@lists.infradead.org
>> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>
>
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
[-- Attachment #1.2: Type: text/html, Size: 5089 bytes --]
[-- Attachment #2: Type: text/plain, Size: 176 bytes --]
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 8+ messages in thread
* [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
@ 2012-06-27 5:10 ` Joonyoung Shim
0 siblings, 0 replies; 8+ messages in thread
From: Joonyoung Shim @ 2012-06-27 5:10 UTC (permalink / raw)
To: linux-arm-kernel
Hi,
On 06/27/2012 08:57 AM, Boojin Kim wrote:
> Joonyoung Shim wrote:
>
>> I don't understand this. Do you mean that BL1 codes do it?
>> I also wonder how enable L2 cache at the exynos5.
> Yes, the latency configuration of L2 cache is located on IROM or BL1 code.
How does kernel know it? Also, IROM and BL1 is blackbox to me
> It can remove the overhead about cache reset and cache flush.
> And, Kernel enables L2 cache.
I cannot find codes to enable L2 cache for exynos5 in the kernel.
Please let me know it.
Thanks.
> Thanks.
>>> no longer need that in the kernel. It helps to reduce
>>> booting time (no need cache disable and cache enable).
>>>
>>> Signed-off-by: Boojin Kim<boojin.kim@samsung.com>
>>> Signed-off-by: Kukjin Kim<kgene.kim@samsung.com>
>>> ---
>>> ?rch/arm/mach-exynos/common.c | 25 -------------------------
>>> 1 files changed, 0 insertions(+), 25 deletions(-)
>>>
>>> diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
>>> index 742edd3..0ec1a91 100644
>>> --- a/arch/arm/mach-exynos/common.c
>>> +++ b/arch/arm/mach-exynos/common.c
>>> @@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
>>> ?arly_initcall(exynos4_l2x0_cache_init);
>>> #endif
>>>
>>> -static int __init exynos5_l2_cache_init(void)
>>> -{
>>> - unsigned int val;
>>> -
>>> - if (!soc_is_exynos5250())
>>> - return 0;
>>> -
>>> - asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
>>> - "bic %0, %0, #(1<< 2)\n" /* cache disable */
>>> - "mcr p15, 0, %0, c1, c0, 0\n"
>>> - "mrc p15, 1, %0, c9, c0, 2\n"
>>> - : "=r"(val));
>>> -
>>> - val |= (1<< 9) | (1<< 5) | (2<< 6) | (2<< 0);
>>> -
>>> - asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
>>> - asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
>>> - "orr %0, %0, #(1<< 2)\n" /* cache enable */
>>> - "mcr p15, 0, %0, c1, c0, 0\n"
>>> - : : "r"(val));
>>> -
>>> - return 0;
>>> -}
>>> -early_initcall(exynos5_l2_cache_init);
>>> -
>>> ?tatic int __init exynos_init(void)
>>> {
>>> ?rintk(KERN_INFO "EXYNOS: Initializing architecture\n");
>>> --
>>> 1.7.1
>>>
>>>
>>> _______________________________________________
>>> linux-arm-kernel mailing list
>>> linux-arm-kernel at lists.infradead.org
>>> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>>
>>
>> --
>> - Joonyoung Shim
>>
>> _______________________________________________
>> linux-arm-kernel mailing list
>> linux-arm-kernel at lists.infradead.org
>> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>
>
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel at lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20120627/66ca79fe/attachment-0001.html>
^ permalink raw reply [flat|nested] 8+ messages in thread
end of thread, other threads:[~2012-06-27 5:10 UTC | newest]
Thread overview: 8+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2012-06-21 0:48 [PATCH] ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5 Kukjin Kim
2012-06-21 0:48 ` Kukjin Kim
2012-06-26 7:11 ` Joonyoung Shim
2012-06-26 7:11 ` Joonyoung Shim
2012-06-26 23:57 ` Boojin Kim
2012-06-26 23:57 ` Boojin Kim
2012-06-27 5:10 ` Joonyoung Shim
2012-06-27 5:10 ` Joonyoung Shim
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.