From: Stefan Weil <sw@weilnetz.de>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-trivial@nongnu.org, qemu-devel@nongnu.org, patches@linaro.org
Subject: Re: [Qemu-trivial] [Qemu-devel] [PATCH] hw/pflash_cfi0[12]: Use host-utils.h ctz32()
Date: Tue, 18 Sep 2012 18:53:01 +0200 [thread overview]
Message-ID: <5058A6ED.4040902@weilnetz.de> (raw)
In-Reply-To: <1347976422-2859-1-git-send-email-peter.maydell@linaro.org>
Am 18.09.2012 15:53, schrieb Peter Maydell:
> Drop the private reimplementation of ctz32() from pflash_cfi0[12]
> in favour of using the standard version from host-utils.h.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> hw/pflash_cfi01.c | 37 +------------------------------------
> hw/pflash_cfi02.c | 37 +------------------------------------
> 2 files changed, 2 insertions(+), 72 deletions(-)
>
> diff --git a/hw/pflash_cfi01.c b/hw/pflash_cfi01.c
> index d1c7423..00f1cdd 100644
> --- a/hw/pflash_cfi01.c
> +++ b/hw/pflash_cfi01.c
> @@ -41,6 +41,7 @@
> #include "block.h"
> #include "qemu-timer.h"
> #include "exec-memory.h"
> +#include "host-utils.h"
>
> #define PFLASH_BUG(fmt, ...) \
> do { \
> @@ -543,42 +544,6 @@ static const MemoryRegionOps pflash_cfi01_ops_le = {
> .endianness = DEVICE_NATIVE_ENDIAN,
> };
>
> -/* Count trailing zeroes of a 32 bits quantity */
> -static int ctz32 (uint32_t n)
> -{
> - int ret;
> -
> - ret = 0;
> - if (!(n & 0xFFFF)) {
> - ret += 16;
> - n = n >> 16;
> - }
> - if (!(n & 0xFF)) {
> - ret += 8;
> - n = n >> 8;
> - }
> - if (!(n & 0xF)) {
> - ret += 4;
> - n = n >> 4;
> - }
> - if (!(n & 0x3)) {
> - ret += 2;
> - n = n >> 2;
> - }
> - if (!(n & 0x1)) {
> - ret++;
> -#if 0 /* This is not necessary as n is never 0 */
> - n = n >> 1;
> -#endif
> - }
> -#if 0 /* This is not necessary as n is never 0 */
> - if (!n)
> - ret++;
> -#endif
> -
> - return ret;
> -}
> -
> pflash_t *pflash_cfi01_register(target_phys_addr_t base,
> DeviceState *qdev, const char *name,
> target_phys_addr_t size,
> diff --git a/hw/pflash_cfi02.c b/hw/pflash_cfi02.c
> index 3e2002e..8cb1549 100644
> --- a/hw/pflash_cfi02.c
> +++ b/hw/pflash_cfi02.c
> @@ -40,6 +40,7 @@
> #include "qemu-timer.h"
> #include "block.h"
> #include "exec-memory.h"
> +#include "host-utils.h"
>
> //#define PFLASH_DEBUG
> #ifdef PFLASH_DEBUG
> @@ -575,42 +576,6 @@ static const MemoryRegionOps pflash_cfi02_ops_le = {
> .endianness = DEVICE_NATIVE_ENDIAN,
> };
>
> -/* Count trailing zeroes of a 32 bits quantity */
> -static int ctz32 (uint32_t n)
> -{
> - int ret;
> -
> - ret = 0;
> - if (!(n & 0xFFFF)) {
> - ret += 16;
> - n = n >> 16;
> - }
> - if (!(n & 0xFF)) {
> - ret += 8;
> - n = n >> 8;
> - }
> - if (!(n & 0xF)) {
> - ret += 4;
> - n = n >> 4;
> - }
> - if (!(n & 0x3)) {
> - ret += 2;
> - n = n >> 2;
> - }
> - if (!(n & 0x1)) {
> - ret++;
> -#if 0 /* This is not necessary as n is never 0 */
> - n = n >> 1;
> -#endif
> - }
> -#if 0 /* This is not necessary as n is never 0 */
> - if (!n)
> - ret++;
> -#endif
> -
> - return ret;
> -}
> -
> pflash_t *pflash_cfi02_register(target_phys_addr_t base,
> DeviceState *qdev, const char *name,
> target_phys_addr_t size,
Reviewed-by: Stefan Weil <sw@weilnetz.de>
What about moving the ctz32 function (or even all of host-utils.h) to
bitops.h?
- sw
WARNING: multiple messages have this Message-ID (diff)
From: Stefan Weil <sw@weilnetz.de>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-trivial@nongnu.org, qemu-devel@nongnu.org, patches@linaro.org
Subject: Re: [Qemu-devel] [PATCH] hw/pflash_cfi0[12]: Use host-utils.h ctz32()
Date: Tue, 18 Sep 2012 18:53:01 +0200 [thread overview]
Message-ID: <5058A6ED.4040902@weilnetz.de> (raw)
In-Reply-To: <1347976422-2859-1-git-send-email-peter.maydell@linaro.org>
Am 18.09.2012 15:53, schrieb Peter Maydell:
> Drop the private reimplementation of ctz32() from pflash_cfi0[12]
> in favour of using the standard version from host-utils.h.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> hw/pflash_cfi01.c | 37 +------------------------------------
> hw/pflash_cfi02.c | 37 +------------------------------------
> 2 files changed, 2 insertions(+), 72 deletions(-)
>
> diff --git a/hw/pflash_cfi01.c b/hw/pflash_cfi01.c
> index d1c7423..00f1cdd 100644
> --- a/hw/pflash_cfi01.c
> +++ b/hw/pflash_cfi01.c
> @@ -41,6 +41,7 @@
> #include "block.h"
> #include "qemu-timer.h"
> #include "exec-memory.h"
> +#include "host-utils.h"
>
> #define PFLASH_BUG(fmt, ...) \
> do { \
> @@ -543,42 +544,6 @@ static const MemoryRegionOps pflash_cfi01_ops_le = {
> .endianness = DEVICE_NATIVE_ENDIAN,
> };
>
> -/* Count trailing zeroes of a 32 bits quantity */
> -static int ctz32 (uint32_t n)
> -{
> - int ret;
> -
> - ret = 0;
> - if (!(n & 0xFFFF)) {
> - ret += 16;
> - n = n >> 16;
> - }
> - if (!(n & 0xFF)) {
> - ret += 8;
> - n = n >> 8;
> - }
> - if (!(n & 0xF)) {
> - ret += 4;
> - n = n >> 4;
> - }
> - if (!(n & 0x3)) {
> - ret += 2;
> - n = n >> 2;
> - }
> - if (!(n & 0x1)) {
> - ret++;
> -#if 0 /* This is not necessary as n is never 0 */
> - n = n >> 1;
> -#endif
> - }
> -#if 0 /* This is not necessary as n is never 0 */
> - if (!n)
> - ret++;
> -#endif
> -
> - return ret;
> -}
> -
> pflash_t *pflash_cfi01_register(target_phys_addr_t base,
> DeviceState *qdev, const char *name,
> target_phys_addr_t size,
> diff --git a/hw/pflash_cfi02.c b/hw/pflash_cfi02.c
> index 3e2002e..8cb1549 100644
> --- a/hw/pflash_cfi02.c
> +++ b/hw/pflash_cfi02.c
> @@ -40,6 +40,7 @@
> #include "qemu-timer.h"
> #include "block.h"
> #include "exec-memory.h"
> +#include "host-utils.h"
>
> //#define PFLASH_DEBUG
> #ifdef PFLASH_DEBUG
> @@ -575,42 +576,6 @@ static const MemoryRegionOps pflash_cfi02_ops_le = {
> .endianness = DEVICE_NATIVE_ENDIAN,
> };
>
> -/* Count trailing zeroes of a 32 bits quantity */
> -static int ctz32 (uint32_t n)
> -{
> - int ret;
> -
> - ret = 0;
> - if (!(n & 0xFFFF)) {
> - ret += 16;
> - n = n >> 16;
> - }
> - if (!(n & 0xFF)) {
> - ret += 8;
> - n = n >> 8;
> - }
> - if (!(n & 0xF)) {
> - ret += 4;
> - n = n >> 4;
> - }
> - if (!(n & 0x3)) {
> - ret += 2;
> - n = n >> 2;
> - }
> - if (!(n & 0x1)) {
> - ret++;
> -#if 0 /* This is not necessary as n is never 0 */
> - n = n >> 1;
> -#endif
> - }
> -#if 0 /* This is not necessary as n is never 0 */
> - if (!n)
> - ret++;
> -#endif
> -
> - return ret;
> -}
> -
> pflash_t *pflash_cfi02_register(target_phys_addr_t base,
> DeviceState *qdev, const char *name,
> target_phys_addr_t size,
Reviewed-by: Stefan Weil <sw@weilnetz.de>
What about moving the ctz32 function (or even all of host-utils.h) to
bitops.h?
- sw
next prev parent reply other threads:[~2012-09-18 16:53 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-09-18 13:53 [Qemu-trivial] [PATCH] hw/pflash_cfi0[12]: Use host-utils.h ctz32() Peter Maydell
2012-09-18 13:53 ` [Qemu-devel] " Peter Maydell
2012-09-18 16:53 ` Stefan Weil [this message]
2012-09-18 16:53 ` Stefan Weil
2012-09-18 17:11 ` [Qemu-trivial] " Peter Maydell
2012-09-18 17:11 ` Peter Maydell
2012-09-19 7:01 ` [Qemu-trivial] " Markus Armbruster
2012-09-19 7:01 ` Markus Armbruster
2012-09-19 19:51 ` [Qemu-trivial] " Aurelien Jarno
2012-09-19 19:51 ` Aurelien Jarno
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5058A6ED.4040902@weilnetz.de \
--to=sw@weilnetz.de \
--cc=patches@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-trivial@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.