From: gregory.clement@free-electrons.com (Gregory CLEMENT)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH V5 1/6] arm: cache-l2x0: make outer_cache_fns a field of l2x0_of_data
Date: Wed, 26 Sep 2012 18:33:10 +0200 [thread overview]
Message-ID: <50632E46.1080603@free-electrons.com> (raw)
In-Reply-To: <20120926161403.GM5469@titan.lakedaemon.net>
On 09/26/2012 06:14 PM, Jason Cooper wrote:
> On Wed, Sep 26, 2012 at 06:02:45PM +0200, Gregory CLEMENT wrote:
>> Instead of having multiple functions belonging to outer_cache and
>> filling this structure on the fly, use a outer_cache_fns field inside
>> l2x0_of_data and just memcopy it into outer_cache depending of the
>> type of the l2x0 cache. For non DT case, the former code was kept.
>>
>> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
>> Tested-and-reviewed-by: Yehuda Yitschak <yehuday@marvell.com>
>> Tested-and-reviewed-by: Lior Amsalem <alior@marvell.com>
>>
>> Cc: Barry Song <21cnbao@gmail.com>
>> Cc: Will Deacon <will.deacon@arm.com>
>> Cc: Santosh Shilimkar <santosh.shilimkar@ti.com>
>> Cc: Rob Herring <rob.herring@calxeda.com>
>> Cc: Arnd Bergmann <arnd@arndb.de>
>> Cc: Olof Johansson <olof@lixom.net>
>> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
>> ---
>> arch/arm/mm/cache-l2x0.c | 55 +++++++++++++++++++++++++++++++++-------------
>> 1 file changed, 40 insertions(+), 15 deletions(-)
>>
>> diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c
>> index 2a8e380..8b9c0ae 100644
>> --- a/arch/arm/mm/cache-l2x0.c
>> +++ b/arch/arm/mm/cache-l2x0.c
>> @@ -39,8 +39,9 @@ struct l2x0_regs l2x0_saved_regs;
>> struct l2x0_of_data {
>> void (*setup)(const struct device_node *, u32 *, u32 *);
>> void (*save)(void);
>> - void (*resume)(void);
>> + struct outer_cache_fns outer_cache;
>> };
>> +static bool of_init = false;
>>
>> static inline void cache_wait_way(void __iomem *reg, unsigned long mask)
>> {
>> @@ -376,13 +377,15 @@ void __init l2x0_init(void __iomem *base, u32 aux_val, u32 aux_mask)
>> writel_relaxed(1, l2x0_base + L2X0_CTRL);
>> }
>>
>> - outer_cache.inv_range = l2x0_inv_range;
>> - outer_cache.clean_range = l2x0_clean_range;
>> - outer_cache.flush_range = l2x0_flush_range;
>> - outer_cache.sync = l2x0_cache_sync;
>> - outer_cache.flush_all = l2x0_flush_all;
>> - outer_cache.inv_all = l2x0_inv_all;
>> - outer_cache.disable = l2x0_disable;
>> + if (!of_init) {
>> + outer_cache.inv_range = l2x0_inv_range;
>> + outer_cache.clean_range = l2x0_clean_range;
>> + outer_cache.flush_range = l2x0_flush_range;
>> + outer_cache.sync = l2x0_cache_sync;
>> + outer_cache.flush_all = l2x0_flush_all;
>> + outer_cache.inv_all = l2x0_inv_all;
>> + outer_cache.disable = l2x0_disable;
>> + }
>>
>> printk(KERN_INFO "%s cache controller enabled\n", type);
>> printk(KERN_INFO "l2x0: %d ways, CACHE_ID 0x%08x, AUX_CTRL 0x%08x, Cache size: %d B\n",
>> @@ -533,15 +536,34 @@ static void pl310_resume(void)
>> }
>>
>> static const struct l2x0_of_data pl310_data = {
>> - pl310_of_setup,
>> - pl310_save,
>> - pl310_resume,
>> + .setup = pl310_of_setup,
>> + .save = pl310_save,
>> + .outer_cache = {
>> + .resume = pl310_resume,
>> + .inv_range = l2x0_inv_range,
>> + .clean_range = l2x0_clean_range,
>> + .flush_range = l2x0_flush_range,
>> + .sync = l2x0_cache_sync,
>> + .flush_all = l2x0_flush_all,
>> + .inv_all = l2x0_inv_all,
>> + .disable = l2x0_disable,
>> + .set_debug = pl310_set_debug,
>> + },
>> };
>>
>> static const struct l2x0_of_data l2x0_data = {
>> - l2x0_of_setup,
>> - NULL,
>> - l2x0_resume,
>> + .setup = l2x0_of_setup,
>> + .save = NULL,
>> + .outer_cache = {
>> + .resume = l2x0_resume,
>> + .inv_range = l2x0_inv_range,
>> + .clean_range = l2x0_clean_range,
>> + .flush_range = l2x0_flush_range,
>> + .sync = l2x0_cache_sync,
>> + .flush_all = l2x0_flush_all,
>> + .inv_all = l2x0_inv_all,
>> + .disable = l2x0_disable,
>> + },
>> };
>>
>> static const struct of_device_id l2x0_ids[] __initconst = {
>> @@ -581,9 +603,12 @@ int __init l2x0_of_init(u32 aux_val, u32 aux_mask)
>> if (data->save)
>> data->save();
>>
>> + /* */
>
> Was there a comment here?
No it was due to a bad combination of keys with my editor.
I have fixed in in the git repository now.
And the updated patch is the following:
Subject: [PATCH V5 1/6] arm: cache-l2x0: make outer_cache_fns a field of
l2x0_of_data
Instead of having multiple functions belonging to outer_cache and
filling this structure on the fly, use a outer_cache_fns field inside
l2x0_of_data and just memcopy it into outer_cache depending of the
type of the l2x0 cache. For non DT case, the former code was kept.
Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
Tested-and-reviewed-by: Yehuda Yitschak <yehuday@marvell.com>
Tested-and-reviewed-by: Lior Amsalem <alior@marvell.com>
Cc: Barry Song <21cnbao@gmail.com>
Cc: Will Deacon <will.deacon@arm.com>
Cc: Santosh Shilimkar <santosh.shilimkar@ti.com>
Cc: Rob Herring <rob.herring@calxeda.com>
Cc: Arnd Bergmann <arnd@arndb.de>
Cc: Olof Johansson <olof@lixom.net>
Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
---
arch/arm/mm/cache-l2x0.c | 54 +++++++++++++++++++++++++++++++++-------------
1 file changed, 39 insertions(+), 15 deletions(-)
diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c
index 2a8e380..1f7aad6 100644
--- a/arch/arm/mm/cache-l2x0.c
+++ b/arch/arm/mm/cache-l2x0.c
@@ -39,8 +39,9 @@ struct l2x0_regs l2x0_saved_regs;
struct l2x0_of_data {
void (*setup)(const struct device_node *, u32 *, u32 *);
void (*save)(void);
- void (*resume)(void);
+ struct outer_cache_fns outer_cache;
};
+static bool of_init = false;
static inline void cache_wait_way(void __iomem *reg, unsigned long mask)
{
@@ -376,13 +377,15 @@ void __init l2x0_init(void __iomem *base, u32 aux_val, u32 aux_mask)
writel_relaxed(1, l2x0_base + L2X0_CTRL);
}
- outer_cache.inv_range = l2x0_inv_range;
- outer_cache.clean_range = l2x0_clean_range;
- outer_cache.flush_range = l2x0_flush_range;
- outer_cache.sync = l2x0_cache_sync;
- outer_cache.flush_all = l2x0_flush_all;
- outer_cache.inv_all = l2x0_inv_all;
- outer_cache.disable = l2x0_disable;
+ if (!of_init) {
+ outer_cache.inv_range = l2x0_inv_range;
+ outer_cache.clean_range = l2x0_clean_range;
+ outer_cache.flush_range = l2x0_flush_range;
+ outer_cache.sync = l2x0_cache_sync;
+ outer_cache.flush_all = l2x0_flush_all;
+ outer_cache.inv_all = l2x0_inv_all;
+ outer_cache.disable = l2x0_disable;
+ }
printk(KERN_INFO "%s cache controller enabled\n", type);
printk(KERN_INFO "l2x0: %d ways, CACHE_ID 0x%08x, AUX_CTRL 0x%08x, Cache size: %d B\n",
@@ -533,15 +536,34 @@ static void pl310_resume(void)
}
static const struct l2x0_of_data pl310_data = {
- pl310_of_setup,
- pl310_save,
- pl310_resume,
+ .setup = pl310_of_setup,
+ .save = pl310_save,
+ .outer_cache = {
+ .resume = pl310_resume,
+ .inv_range = l2x0_inv_range,
+ .clean_range = l2x0_clean_range,
+ .flush_range = l2x0_flush_range,
+ .sync = l2x0_cache_sync,
+ .flush_all = l2x0_flush_all,
+ .inv_all = l2x0_inv_all,
+ .disable = l2x0_disable,
+ .set_debug = pl310_set_debug,
+ },
};
static const struct l2x0_of_data l2x0_data = {
- l2x0_of_setup,
- NULL,
- l2x0_resume,
+ .setup = l2x0_of_setup,
+ .save = NULL,
+ .outer_cache = {
+ .resume = l2x0_resume,
+ .inv_range = l2x0_inv_range,
+ .clean_range = l2x0_clean_range,
+ .flush_range = l2x0_flush_range,
+ .sync = l2x0_cache_sync,
+ .flush_all = l2x0_flush_all,
+ .inv_all = l2x0_inv_all,
+ .disable = l2x0_disable,
+ },
};
static const struct of_device_id l2x0_ids[] __initconst = {
@@ -581,9 +603,11 @@ int __init l2x0_of_init(u32 aux_val, u32 aux_mask)
if (data->save)
data->save();
+ of_init = true;
l2x0_init(l2x0_base, aux_val, aux_mask);
- outer_cache.resume = data->resume;
+ memcpy(&outer_cache, &data->outer_cache, sizeof(outer_cache));
+
return 0;
}
#endif
--
1.7.9.5
next prev parent reply other threads:[~2012-09-26 16:33 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-09-26 16:02 [PATCH V5] Add support for Aurora L2 Cache Controller Gregory CLEMENT
2012-09-26 16:02 ` [PATCH V5 1/6] arm: cache-l2x0: make outer_cache_fns a field of l2x0_of_data Gregory CLEMENT
2012-09-26 16:14 ` Jason Cooper
2012-09-26 16:33 ` Gregory CLEMENT [this message]
2012-09-26 16:02 ` [PATCH V5 2/6] arm: cache-l2x0: add an optional register to save/restore Gregory CLEMENT
2012-09-26 16:02 ` [PATCH V5 3/6] arm: cache-l2x0: add support for Aurora L2 cache ctrl Gregory CLEMENT
2012-09-26 17:11 ` Catalin Marinas
2012-09-27 9:35 ` Gregory CLEMENT
2012-09-27 9:35 ` [PATCH V6 " Gregory CLEMENT
2012-10-23 9:01 ` Russell King - ARM Linux
2012-10-23 9:43 ` Gregory CLEMENT
2012-10-23 10:00 ` Russell King - ARM Linux
2012-10-23 10:23 ` Gregory CLEMENT
2012-11-04 22:32 ` Russell King - ARM Linux
2012-11-05 23:50 ` Gregory CLEMENT
2012-11-06 0:24 ` Russell King - ARM Linux
2012-11-06 0:59 ` Gregory CLEMENT
2012-11-08 14:08 ` Arnd Bergmann
2012-11-08 14:21 ` Russell King - ARM Linux
2012-11-08 14:42 ` Arnd Bergmann
2012-09-26 16:02 ` [PATCH V5 4/6] arm: mvebu: add L2 cache support Gregory CLEMENT
2012-09-29 23:20 ` Olof Johansson
2012-09-26 16:02 ` [PATCH V5 5/6] arm: mvebu: add Aurora L2 Cache Controller to the DT Gregory CLEMENT
2012-09-26 16:02 ` [PATCH V5 6/6] arm: l2x0: add aurora related properties to OF binding Gregory CLEMENT
2012-09-26 16:08 ` [PATCH V5] Add support for Aurora L2 Cache Controller Gregory CLEMENT
2012-09-26 16:24 ` Jason Cooper
2012-09-26 16:40 ` Gregory CLEMENT
2012-09-26 18:48 ` Jason Cooper
2012-09-27 7:31 ` Gregory CLEMENT
2012-09-30 23:55 ` Jason Cooper
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=50632E46.1080603@free-electrons.com \
--to=gregory.clement@free-electrons.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.