From: robherring2@gmail.com (Rob Herring)
To: linux-arm-kernel@lists.infradead.org
Subject: [RFC PATCH 1/4] ARM: kernel: add device tree init map function
Date: Tue, 16 Oct 2012 15:42:43 -0500 [thread overview]
Message-ID: <507DC6C3.6090403@gmail.com> (raw)
In-Reply-To: <1350393709-23546-2-git-send-email-lorenzo.pieralisi@arm.com>
On 10/16/2012 08:21 AM, Lorenzo Pieralisi wrote:
> When booting through a device tree, the kernel cpu logical id map can be
> initialized using device tree data passed by FW or through an embedded blob.
>
> This patch adds a function that parses device tree "cpu" nodes and
> retrieves the corresponding CPUs hardware identifiers (MPIDR).
> It sets the possible cpus and the cpu logical map values according to
> the number of CPUs defined in the device tree and respective properties.
>
> The primary CPU is assigned cpu logical number 0 to keep the current
> convention valid.
>
> Current bindings documentation is included in the patch:
>
> Documentation/devicetree/bindings/arm/cpus.txt
>
> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
> ---
> Documentation/devicetree/bindings/arm/cpus.txt | 42 +++++++++++++++++++++++
> arch/arm/include/asm/prom.h | 2 ++
> arch/arm/kernel/devtree.c | 47 ++++++++++++++++++++++++++
> 3 files changed, 91 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/arm/cpus.txt
>
> diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt
> new file mode 100644
> index 0000000..897f3b4
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/arm/cpus.txt
> @@ -0,0 +1,42 @@
> +* ARM CPUs binding description
> +
> +The device tree allows to describe the layout of CPUs in a system through
> +the "cpus" node, which in turn contains a number of subnodes (ie "cpu")
> +defining properties for every cpu.
> +
> +Bindings for CPU nodes follow the ePAPR standard, available from:
> +
> +http://devicetree.org
> +
> +For the ARM architecture every CPU node must contain the following property:
> +
> +- reg : property defining the CPU MPIDR[23:0] register bits
defining or matching the MPIDR?
> +
> +Every cpu node is required to set its device_type to "cpu".
This is a bit questionable as device_type is deprecated for FDT.
However, since the ePAPR defines using it
You should add a compatible property for the cpu model.
> +
> +Example:
> +
> + cpus {
> + #size-cells = <0>;
> + #address-cells = <1>;
> +
> + CPU0: cpu at 0 {
> + device_type = "cpu";
> + reg = <0x0>;
> + };
> +
> + CPU1: cpu at 1 {
> + device_type = "cpu";
> + reg = <0x1>;
> + };
> +
> + CPU2: cpu at 100 {
> + device_type = "cpu";
> + reg = <0x100>;
> + };
> +
> + CPU3: cpu at 101 {
> + device_type = "cpu";
> + reg = <0x101>;
> + };
> + };
> diff --git a/arch/arm/include/asm/prom.h b/arch/arm/include/asm/prom.h
> index aeae9c6..8dd51dc 100644
> --- a/arch/arm/include/asm/prom.h
> +++ b/arch/arm/include/asm/prom.h
> @@ -15,6 +15,7 @@
>
> extern struct machine_desc *setup_machine_fdt(unsigned int dt_phys);
> extern void arm_dt_memblock_reserve(void);
> +extern void __init arm_dt_init_cpu_maps(void);
>
> #else /* CONFIG_OF */
>
> @@ -24,6 +25,7 @@ static inline struct machine_desc *setup_machine_fdt(unsigned int dt_phys)
> }
>
> static inline void arm_dt_memblock_reserve(void) { }
> +static inline void arm_dt_init_cpu_maps(void) { }
>
> #endif /* CONFIG_OF */
> #endif /* ASMARM_PROM_H */
> diff --git a/arch/arm/kernel/devtree.c b/arch/arm/kernel/devtree.c
> index bee7f9d..c86e414 100644
> --- a/arch/arm/kernel/devtree.c
> +++ b/arch/arm/kernel/devtree.c
> @@ -19,8 +19,10 @@
> #include <linux/of_irq.h>
> #include <linux/of_platform.h>
>
> +#include <asm/cputype.h>
> #include <asm/setup.h>
> #include <asm/page.h>
> +#include <asm/smp_plat.h>
> #include <asm/mach/arch.h>
> #include <asm/mach-types.h>
>
> @@ -61,6 +63,51 @@ void __init arm_dt_memblock_reserve(void)
> }
> }
>
> +/*
> + * arm_dt_init_cpu_maps - Function retrieves cpu nodes from the device tree
> + * and builds the cpu logical map array containing MPIDR values related to
> + * logical cpus
> + *
> + * Updates the cpu possible mask with the number of parsed cpu nodes
> + */
> +void __init arm_dt_init_cpu_maps(void)
> +{
> + struct device_node *dn = NULL;
> + int i, cpu = 1;
> +
> + while ((dn = of_find_node_by_type(dn, "cpu")) && cpu <= nr_cpu_ids) {
I think all /cpu nodes would have the right type. You could use
for_each_child_of_node here.
> + const u32 *hwid;
> + int len;
> +
> + pr_debug(" * %s...\n", dn->full_name);
> +
> + hwid = of_get_property(dn, "reg", &len);
> +
Use of_property_read_u32.
> + if (!hwid || len != 4) {
> + pr_err(" * %s missing reg property\n", dn->full_name);
> + continue;
> + }
> + /*
> + * We want to assign the boot CPU logical id 0.
> + * Boot CPU checks its own MPIDR and if matches the current
> + * cpu node "reg" value it sets the logical cpu index to 0
> + * and stores the physical id accordingly.
> + * If MPIDR does not match, assign sequential cpu logical
> + * id (starting from 1) and increments it.
> + */
> + i = (be32_to_cpup(hwid) == (read_cpuid_mpidr() & 0xffffff))
> + ? 0 : cpu++;
> +
> + if (!i)
> + printk(KERN_INFO "Booting Linux on CPU HWID 0x%x\n",
> + be32_to_cpup(hwid));
> +
> + cpu_logical_map(i) = be32_to_cpup(hwid);
> +
> + set_cpu_possible(i, true);
> + }
> +}
> +
> /**
> * setup_machine_fdt - Machine setup when an dtb was passed to the kernel
> * @dt_phys: physical address of dt blob
>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robherring2-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: Lorenzo Pieralisi <lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
Cc: Nicolas Pitre
<nicolas.pitre-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>,
Kukjin Kim <kgene.kim-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>,
Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>,
Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>,
Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>,
devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org,
Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>,
Amit Kucheria
<amit.kucheria-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>,
David Brown <davidb-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
Subject: Re: [RFC PATCH 1/4] ARM: kernel: add device tree init map function
Date: Tue, 16 Oct 2012 15:42:43 -0500 [thread overview]
Message-ID: <507DC6C3.6090403@gmail.com> (raw)
In-Reply-To: <1350393709-23546-2-git-send-email-lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
On 10/16/2012 08:21 AM, Lorenzo Pieralisi wrote:
> When booting through a device tree, the kernel cpu logical id map can be
> initialized using device tree data passed by FW or through an embedded blob.
>
> This patch adds a function that parses device tree "cpu" nodes and
> retrieves the corresponding CPUs hardware identifiers (MPIDR).
> It sets the possible cpus and the cpu logical map values according to
> the number of CPUs defined in the device tree and respective properties.
>
> The primary CPU is assigned cpu logical number 0 to keep the current
> convention valid.
>
> Current bindings documentation is included in the patch:
>
> Documentation/devicetree/bindings/arm/cpus.txt
>
> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
> ---
> Documentation/devicetree/bindings/arm/cpus.txt | 42 +++++++++++++++++++++++
> arch/arm/include/asm/prom.h | 2 ++
> arch/arm/kernel/devtree.c | 47 ++++++++++++++++++++++++++
> 3 files changed, 91 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/arm/cpus.txt
>
> diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt
> new file mode 100644
> index 0000000..897f3b4
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/arm/cpus.txt
> @@ -0,0 +1,42 @@
> +* ARM CPUs binding description
> +
> +The device tree allows to describe the layout of CPUs in a system through
> +the "cpus" node, which in turn contains a number of subnodes (ie "cpu")
> +defining properties for every cpu.
> +
> +Bindings for CPU nodes follow the ePAPR standard, available from:
> +
> +http://devicetree.org
> +
> +For the ARM architecture every CPU node must contain the following property:
> +
> +- reg : property defining the CPU MPIDR[23:0] register bits
defining or matching the MPIDR?
> +
> +Every cpu node is required to set its device_type to "cpu".
This is a bit questionable as device_type is deprecated for FDT.
However, since the ePAPR defines using it
You should add a compatible property for the cpu model.
> +
> +Example:
> +
> + cpus {
> + #size-cells = <0>;
> + #address-cells = <1>;
> +
> + CPU0: cpu@0 {
> + device_type = "cpu";
> + reg = <0x0>;
> + };
> +
> + CPU1: cpu@1 {
> + device_type = "cpu";
> + reg = <0x1>;
> + };
> +
> + CPU2: cpu@100 {
> + device_type = "cpu";
> + reg = <0x100>;
> + };
> +
> + CPU3: cpu@101 {
> + device_type = "cpu";
> + reg = <0x101>;
> + };
> + };
> diff --git a/arch/arm/include/asm/prom.h b/arch/arm/include/asm/prom.h
> index aeae9c6..8dd51dc 100644
> --- a/arch/arm/include/asm/prom.h
> +++ b/arch/arm/include/asm/prom.h
> @@ -15,6 +15,7 @@
>
> extern struct machine_desc *setup_machine_fdt(unsigned int dt_phys);
> extern void arm_dt_memblock_reserve(void);
> +extern void __init arm_dt_init_cpu_maps(void);
>
> #else /* CONFIG_OF */
>
> @@ -24,6 +25,7 @@ static inline struct machine_desc *setup_machine_fdt(unsigned int dt_phys)
> }
>
> static inline void arm_dt_memblock_reserve(void) { }
> +static inline void arm_dt_init_cpu_maps(void) { }
>
> #endif /* CONFIG_OF */
> #endif /* ASMARM_PROM_H */
> diff --git a/arch/arm/kernel/devtree.c b/arch/arm/kernel/devtree.c
> index bee7f9d..c86e414 100644
> --- a/arch/arm/kernel/devtree.c
> +++ b/arch/arm/kernel/devtree.c
> @@ -19,8 +19,10 @@
> #include <linux/of_irq.h>
> #include <linux/of_platform.h>
>
> +#include <asm/cputype.h>
> #include <asm/setup.h>
> #include <asm/page.h>
> +#include <asm/smp_plat.h>
> #include <asm/mach/arch.h>
> #include <asm/mach-types.h>
>
> @@ -61,6 +63,51 @@ void __init arm_dt_memblock_reserve(void)
> }
> }
>
> +/*
> + * arm_dt_init_cpu_maps - Function retrieves cpu nodes from the device tree
> + * and builds the cpu logical map array containing MPIDR values related to
> + * logical cpus
> + *
> + * Updates the cpu possible mask with the number of parsed cpu nodes
> + */
> +void __init arm_dt_init_cpu_maps(void)
> +{
> + struct device_node *dn = NULL;
> + int i, cpu = 1;
> +
> + while ((dn = of_find_node_by_type(dn, "cpu")) && cpu <= nr_cpu_ids) {
I think all /cpu nodes would have the right type. You could use
for_each_child_of_node here.
> + const u32 *hwid;
> + int len;
> +
> + pr_debug(" * %s...\n", dn->full_name);
> +
> + hwid = of_get_property(dn, "reg", &len);
> +
Use of_property_read_u32.
> + if (!hwid || len != 4) {
> + pr_err(" * %s missing reg property\n", dn->full_name);
> + continue;
> + }
> + /*
> + * We want to assign the boot CPU logical id 0.
> + * Boot CPU checks its own MPIDR and if matches the current
> + * cpu node "reg" value it sets the logical cpu index to 0
> + * and stores the physical id accordingly.
> + * If MPIDR does not match, assign sequential cpu logical
> + * id (starting from 1) and increments it.
> + */
> + i = (be32_to_cpup(hwid) == (read_cpuid_mpidr() & 0xffffff))
> + ? 0 : cpu++;
> +
> + if (!i)
> + printk(KERN_INFO "Booting Linux on CPU HWID 0x%x\n",
> + be32_to_cpup(hwid));
> +
> + cpu_logical_map(i) = be32_to_cpup(hwid);
> +
> + set_cpu_possible(i, true);
> + }
> +}
> +
> /**
> * setup_machine_fdt - Machine setup when an dtb was passed to the kernel
> * @dt_phys: physical address of dt blob
>
next prev parent reply other threads:[~2012-10-16 20:42 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-10-16 13:21 [RFC PATCH 0/4] ARM: multi-cluster aware boot protocol Lorenzo Pieralisi
2012-10-16 13:21 ` Lorenzo Pieralisi
2012-10-16 13:21 ` [RFC PATCH 1/4] ARM: kernel: add device tree init map function Lorenzo Pieralisi
2012-10-16 13:21 ` Lorenzo Pieralisi
2012-10-16 20:42 ` Rob Herring [this message]
2012-10-16 20:42 ` Rob Herring
2012-10-17 10:48 ` Lorenzo Pieralisi
2012-10-17 10:48 ` Lorenzo Pieralisi
2012-11-06 21:50 ` Will Deacon
2012-11-06 21:50 ` Will Deacon
2012-11-07 10:23 ` Lorenzo Pieralisi
2012-11-07 10:23 ` Lorenzo Pieralisi
2012-11-07 11:05 ` Will Deacon
2012-11-07 11:05 ` Will Deacon
2012-11-07 12:00 ` Lorenzo Pieralisi
2012-11-07 12:00 ` Lorenzo Pieralisi
2012-11-07 15:35 ` Will Deacon
2012-11-07 15:35 ` Will Deacon
2012-11-07 17:43 ` Lorenzo Pieralisi
2012-11-07 17:43 ` Lorenzo Pieralisi
2012-10-16 13:21 ` [RFC PATCH 2/4] ARM: kernel: add cpu logical map DT init in setup_arch Lorenzo Pieralisi
2012-10-16 13:21 ` Lorenzo Pieralisi
2012-11-06 21:52 ` Will Deacon
2012-11-06 21:52 ` Will Deacon
2012-10-16 13:21 ` [RFC PATCH 3/4] ARM: kernel: add logical mappings look-up Lorenzo Pieralisi
2012-10-16 13:21 ` Lorenzo Pieralisi
2012-11-06 22:00 ` Will Deacon
2012-11-06 22:00 ` Will Deacon
2012-10-16 13:21 ` [RFC PATCH 4/4] ARM: gic: use a private mapping for CPU target interfaces Lorenzo Pieralisi
2012-10-16 13:21 ` Lorenzo Pieralisi
2012-11-06 22:16 ` Will Deacon
2012-11-06 22:16 ` Will Deacon
2012-11-06 22:59 ` Nicolas Pitre
2012-11-06 22:59 ` Nicolas Pitre
2012-11-07 10:23 ` Will Deacon
2012-11-07 10:23 ` Will Deacon
2012-11-07 15:11 ` Nicolas Pitre
2012-11-07 15:11 ` Nicolas Pitre
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=507DC6C3.6090403@gmail.com \
--to=robherring2@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.