From: cyril@ti.com (Cyril Chemparathy)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v4 00/13] ARM LPAE Fixes - Part 1
Date: Fri, 1 Feb 2013 11:13:48 -0500 [thread overview]
Message-ID: <510BE9BC.9090701@ti.com> (raw)
In-Reply-To: <20130201151410.GR23505@n2100.arm.linux.org.uk>
On 02/01/2013 10:14 AM, Russell King - ARM Linux wrote:
> On Fri, Feb 01, 2013 at 10:10:37AM -0500, Cyril Chemparathy wrote:
>> With this, I ran simple network and filesystem performance tests to
>> compare the code-patching vs. non-code-patching variants. These tests
>> didn't yield any significant performance difference between the two on
>> an ARMv7 (Cortex-A8) platform.
>
> It's not network and fs activity that this kind of stuff is likely to
> show up in, but more to do with walking pages tables and the like -
> remember that page tables are stored using physical addresses, and any
> walks of them have to convert those physical addresses to virtual
> addresses and back again.
>
> So, things like page scanning for eviction (eg, page aging, page
> faults even those which just re-use a page from the page cache) have
> to use the v:p / p:v translation macros.
>
Thanks, Russell. Any recommendations on how to best benchmark this?
Thanks
-- Cyril.
WARNING: multiple messages have this Message-ID (diff)
From: Cyril Chemparathy <cyril@ti.com>
To: Russell King - ARM Linux <linux@arm.linux.org.uk>
Cc: Nicolas Pitre <nicolas.pitre@linaro.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <sboyd@codeaurora.org>,
Will Deacon <will.deacon@arm.com>, <paulmck@linux.vnet.ibm.com>,
Catalin Marinas <catalin.marinas@arm.com>, <marc.zyngier@arm.com>,
<linus.walleij@linaro.org>
Subject: Re: [PATCH v4 00/13] ARM LPAE Fixes - Part 1
Date: Fri, 1 Feb 2013 11:13:48 -0500 [thread overview]
Message-ID: <510BE9BC.9090701@ti.com> (raw)
In-Reply-To: <20130201151410.GR23505@n2100.arm.linux.org.uk>
On 02/01/2013 10:14 AM, Russell King - ARM Linux wrote:
> On Fri, Feb 01, 2013 at 10:10:37AM -0500, Cyril Chemparathy wrote:
>> With this, I ran simple network and filesystem performance tests to
>> compare the code-patching vs. non-code-patching variants. These tests
>> didn't yield any significant performance difference between the two on
>> an ARMv7 (Cortex-A8) platform.
>
> It's not network and fs activity that this kind of stuff is likely to
> show up in, but more to do with walking pages tables and the like -
> remember that page tables are stored using physical addresses, and any
> walks of them have to convert those physical addresses to virtual
> addresses and back again.
>
> So, things like page scanning for eviction (eg, page aging, page
> faults even those which just re-use a page from the page cache) have
> to use the v:p / p:v translation macros.
>
Thanks, Russell. Any recommendations on how to best benchmark this?
Thanks
-- Cyril.
next prev parent reply other threads:[~2013-02-01 16:13 UTC|newest]
Thread overview: 60+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-01-31 21:58 [PATCH v4 00/13] ARM LPAE Fixes - Part 1 Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 01/13] ARM: LPAE: use signed arithmetic for mask definitions Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 02/13] ARM: LPAE: use phys_addr_t in alloc_init_pud() Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-02-01 3:11 ` Hui Wang
2013-02-01 3:11 ` Hui Wang
2013-02-01 3:35 ` Nicolas Pitre
2013-02-01 3:35 ` Nicolas Pitre
2013-02-01 5:40 ` Hui Wang
2013-02-01 5:40 ` Hui Wang
2013-02-01 17:33 ` Subash Patel
2013-02-01 17:33 ` Subash Patel
2013-02-01 17:56 ` Cyril Chemparathy
2013-02-01 17:56 ` Cyril Chemparathy
2013-02-01 18:14 ` Nicolas Pitre
2013-02-01 18:14 ` Nicolas Pitre
2013-02-01 20:32 ` Subash Patel
2013-02-01 20:32 ` Subash Patel
2013-01-31 21:58 ` [PATCH v4 03/13] ARM: LPAE: use phys_addr_t in free_memmap() Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 04/13] ARM: LPAE: use phys_addr_t for initrd location Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 05/13] ARM: LPAE: use phys_addr_t in switch_mm() Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 06/13] ARM: LPAE: use 64-bit accessors for TTBR registers Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 07/13] ARM: LPAE: define ARCH_LOW_ADDRESS_LIMIT for bootmem Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-02-01 3:42 ` Nicolas Pitre
2013-02-01 3:42 ` Nicolas Pitre
2013-01-31 21:58 ` [PATCH v4 08/13] ARM: LPAE: factor out T1SZ and TTBR1 computations Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 09/13] ARM: LPAE: accomodate >32-bit addresses for page table base Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-02-01 3:48 ` Nicolas Pitre
2013-02-01 3:48 ` Nicolas Pitre
2013-01-31 21:58 ` [PATCH v4 10/13] ARM: mm: use physical addresses in highmem sanity checks Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 11/13] ARM: mm: cleanup checks for membank overlap with vmalloc area Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 12/13] ARM: mm: clean up membank size limit checks Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-01-31 21:58 ` [PATCH v4 13/13] ARM: fix type of PHYS_PFN_OFFSET to unsigned long Cyril Chemparathy
2013-01-31 21:58 ` Cyril Chemparathy
2013-02-01 3:51 ` Nicolas Pitre
2013-02-01 3:51 ` Nicolas Pitre
2013-02-01 4:00 ` [PATCH v4 00/13] ARM LPAE Fixes - Part 1 Nicolas Pitre
2013-02-01 4:00 ` Nicolas Pitre
2013-02-01 15:10 ` Cyril Chemparathy
2013-02-01 15:10 ` Cyril Chemparathy
2013-02-01 15:14 ` Russell King - ARM Linux
2013-02-01 15:14 ` Russell King - ARM Linux
2013-02-01 16:13 ` Cyril Chemparathy [this message]
2013-02-01 16:13 ` Cyril Chemparathy
2013-02-01 17:56 ` Nicolas Pitre
2013-02-01 17:56 ` Nicolas Pitre
2013-02-01 20:21 ` Subash Patel
2013-02-01 20:21 ` Subash Patel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=510BE9BC.9090701@ti.com \
--to=cyril@ti.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.